Encoding Technique for Low Power Design

This research paper is a survey of the current status of research and practice in various disciplines of low power VLSI developments. The paper briefly discusses the rationale of the contemporary, and concentrates on low power design, it presents the metrics and techniques that are used to access the merits of the assorted proposed for the improved energy efficiency. Power dissipation [1], [5] has become an important consideration in terms of performance and scope for VLSI chip design. The research paper describes the varied strategies, methodology, and techniques for low power system design. Here also we have got to propose the encoding technique and compared with silent coding to scale back the transition state and conserved the power which is additionally described during this research. Keywords—Power minimization, encoding technique, silent coding.

[1]  Herming Chiueh,et al.  An Implementation of Integrable Low Power Techniques for Modern Cell-Based VLSI Designs , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[2]  Vishal Sharma,et al.  Low-Power 1-bit CMOS Full Adder Using Subthreshold Conduction Region , 2011 .

[3]  R.B. Brown,et al.  Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[4]  Scott Rixner,et al.  Single-ended Coding Techniques for Off-chip Interconnects to Commodity Memory , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[6]  Prasad Subramaniam.  Power Management for Optimal Power Design , 2010 .

[7]  Engin Ipek,et al.  Energy-efficient data movement with sparse transition encoding , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[8]  David Blaauw,et al.  Ultralow-voltage, minimum-energy CMOS , 2006, IBM J. Res. Dev..

[9]  Enrico Macii,et al.  Approximate differential encoding for energy-efficient serial communication , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[10]  Mircea R. Stan,et al.  Limited-weight codes for low-power I/O , 1994 .