A self-learning framework to detect the intruded integrated circuits

Globalization trends in integrated circuit (IC) design using deep submicron (DSM) technologies are leading to increased vulnerability of ICs against malicious intrusions. These malicious intrusions are referred as hardware Trojans. One way to address this threat is to utilize unique electrical signatures of ICs. However, this technique requires analyzing extensive sensor data to detect the intruded integrated circuits. In order to overcome this limitation, we propose to combine the signature extraction mechanism with machine learning algorithms to develop a self-learning framework that can detect the intruded integrated circuits. The proposed approach applies the lazy, eager or probabilistic learners to generate self-learning prediction model based on the electrical signatures. In order to validate this framework, we applied it on a recently proposed signature based hardware Trojan detection technique. The cross validation comparison of these learner shows that eager learners are able to detect the intrusion with 96% accuracy and also require less amount of memory and processing power compared to other machine learning techniques.

[1]  Farinaz Koushanfar,et al.  A Unified Framework for Multimodal Submodular Integrated Circuits Trojan Detection , 2011, IEEE Transactions on Information Forensics and Security.

[2]  Axel Poschmann,et al.  A signature based architecture for Trojan detection , 2014, WESS '14.

[3]  Michael S. Hsiao,et al.  A Novel Sustained Vector Technique for the Detection of Hardware Trojans , 2009, 2009 22nd International Conference on VLSI Design.

[4]  Mark Mohammad Tehranipoor,et al.  Trustworthy Hardware: Identifying and Classifying Hardware Trojans , 2010, Computer.

[5]  Yongqiang Lyu,et al.  A Survey of Hardware Trojan Detection, Diagnosis and Prevention , 2015, 2015 14th International Conference on Computer-Aided Design and Computer Graphics (CAD/Graphics).

[6]  Osman Hasan,et al.  Hardware Trojan detection in soft error tolerant macro synchronous micro asynchronous (MSMA) pipeline , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[7]  S. R. Hasan,et al.  Modified null convention logic pipeline to detect soft errors in both null and data phases , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[8]  H. T. Kung,et al.  Partitioned compressive sensing with neighbor-weighted decoding , 2011, 2011 - MILCOM 2011 Military Communications Conference.

[9]  Christos A. Papachristou,et al.  MERO: A Statistical Approach for Hardware Trojan Detection , 2009, CHES.

[10]  Mark Mohammad Tehranipoor,et al.  Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[11]  Farinaz Koushanfar,et al.  A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.

[12]  Giorgio Di Natale,et al.  Is Side-Channel Analysis really reliable for detecting Hardware Trojans? , 2012 .

[13]  Rajit Manohar,et al.  Fault detection and isolation techniques for quasi delay-insensitive circuits , 2004, International Conference on Dependable Systems and Networks, 2004.

[14]  Osman Hasan,et al.  Low Power Soft Error Tolerant Macro Synchronous Micro Asynchronous (MSMA) Pipeline , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[15]  Michael S. Hsiao,et al.  A region based approach for the identification of hardware Trojans , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.

[16]  Mark Mohammad Tehranipoor,et al.  A study on the effectiveness of Trojan detection techniques using a red team blue team approach , 2013, 2013 IEEE 31st VLSI Test Symposium (VTS).