A BDD-based approach to design power-aware on-line detectors for digital circuits
暂无分享,去创建一个
[1] José C. Monteiro,et al. A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits , 1994, 31st Design Automation Conference.
[2] S. Mukhopadhyay,et al. Methodology for low power design of on-line testers for digital circuits , 2008 .
[3] Farid N. Najm,et al. High-level area and power estimation for VLSI circuits , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[4] N. Cohen,et al. Soft error considerations for deep-submicron CMOS circuit applications , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[5] Sheldon B. Akers,et al. Binary Decision Diagrams , 1978, IEEE Transactions on Computers.
[6] Nur A. Touba,et al. Lowering power consumption in concurrent checkers via input ordering , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Amit Patra,et al. A Formal Approach to On-Line Monitoring of Digital VLSI Circuits: Theory, Design and Implementation , 2005, J. Electron. Test..
[8] Niraj K. Jha,et al. Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Sofia Cassel,et al. Graph-Based Algorithms for Boolean Function Manipulation , 2012 .
[10] Yervant Zorian,et al. On-Line Testing for VLSI—A Compendium of Approaches , 1998, J. Electron. Test..
[11] Rolf Drechsler,et al. Advanced BDD optimization , 2005 .