HBM (High Bandwidth Memory) DRAM Technology and Architecture

HBM (High Bandwidth Memory) is an emerging standard DRAM solution that can achieve breakthrough bandwidth of higher than 256GBps while reducing the power consumption as well. It has stacked DRAM architecture with core DRAM dies on top of a base logic die, based on the TSV and die stacking technologies. In this paper, the HBM architecture is introduced and a comparison of its generations is provided. Also, the packaging technology and challenges to address reliability, thermal dissipation capability, maximum allowable package sizes, and high throughput stacking solutions are described. Test technology and testability features are discussed for KGSD and 2.5D SiP.

[1]  H.-Y Son,et al.  Mechanical and Thermal Characterization of TSV Multi-chip Stacked Packages for Reliable 3D IC Applications , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[2]  Erik Jan Marinissen,et al.  Direct probing on large-array fine-pitch micro-bumps of a wide-I/O logic-memory interface , 2014, 2014 International Test Conference.

[3]  Kyung Whan Kim,et al.  18.3 A 1.2V 64Gb 8-channel 256GB/s HBM DRAM with peripheral-base-die architecture and small-swing technique on heavy load interface , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  Woong-Sun Lee,et al.  Reliability studies on micro-bumps for 3-D TSV integration , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[5]  Jaejin Lee,et al.  High-Bandwidth Memory (HBM) Test Challenges and Solutions , 2017, IEEE Design & Test.

[6]  Jaejin Lee,et al.  An exact measurement and repair circuit of TSV connections for 128GB/s high-bandwidth memory(HBM) stacked DRAM , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[7]  Suresh Ramalingam,et al.  Enabling a Manufacturable 3D Technologies and Ecosystem using 28nm FPGA with Stack Silicon Interconnect Technology , 2013 .

[8]  Jaejin Lee,et al.  25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[9]  Jeff Rearick,et al.  Unleashing Fury: A New Paradigm for 3-D Design and Test , 2017, IEEE Design & Test.

[10]  R. Mahajan,et al.  Embedded Multi-die Interconnect Bridge (EMIB) -- A High Density, High Bandwidth Packaging Interconnect , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[11]  Cheng Xu,et al.  Effect of IMC growth on thermal cycling reliability of micro solder bumps , 2013, 2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013).

[12]  Mike Ma,et al.  The Development and Technological Comparison of Various Die Stacking and Integration Options with TSV Si Interposer , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[13]  Katsuyuki Sakuma,et al.  An enhanced thermo-compression bonding process to address warpage in 3D integration of large die on organic substrates , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[14]  King-Ning Tu,et al.  Side Wall Wetting Induced Void Formation due to Small Solder Volume in Microbumps of Ni/SnAg/Ni upon Reflow , 2012 .