Wide-range 16-phases DLL based on improved dead-zone phase detector and reduced gain charge pump

In this paper, a low jitter 16-phases DLL is proposed based on a simple and sensitive phase detector. Dead-Zone of the proposed PD is improved in compare to the conventional structures where the pulse generator postpones PD response and reduces the sensitivity. Also, the conventional structure of charge pumps is modified to inject small charge throughout the continuous outputs of PD. Smaller bias current is provided in charge pump via subtracting tail currents of intentionally mismatched differential pairs. Duty cycle of output differential phases is adjusted to around 50% using common mode setting strategy on delay elements. Simulation results confirm that DLL loop can provide 16-phases in frequency range of 80MHZ to 410MHz, consuming total power of 3.5mW and 5.6mW, respectively. The dead-zone of PD is also reduced from 80ps to 14ps when the pulse generator section is eliminated. Also, RMS jitter of about 45ps and 1.76ps are obtained at 80MHz and 410MHz, respectively, when the supply voltage is subject to around 50mvolts peak-to-peak noise disturbances. The proposed DLL can be implemented in less than 0.05mm2 active area in a 0.18μm CMOS technology.

[1]  G. Chien,et al.  A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.

[2]  Hou-Ming Chen,et al.  A Multiphase-Output Delay-Locked Loop With a Novel Start-Controlled Phase/Frequency Detector , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[4]  J. M. Rochelle,et al.  A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications , 2004, IEEE Journal of Solid-State Circuits.

[5]  David J. Foley,et al.  CMOS DLL based 2 V, 3.2 ps jitter, 1 GHz clock synthesizer and temperature compensated tunable oscillator , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[6]  Shen-Iuan Liu,et al.  A wide-range delay-locked loop with a fixed latency of one clock cycle , 2002, IEEE J. Solid State Circuits.

[7]  Abdollah Khoei,et al.  A low jitter 110MHz 16-phase delay locked loop based on a simple and sensitive phase detector , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[8]  Hyun-Woo Lee,et al.  A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Rong-Jyi Yang,et al.  Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Shen-Iuan Liu,et al.  An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[11]  Kang-Yoon Lee,et al.  A low power DLL based clock and data recovery circuit with wide range anti-harmonic lock , 2013 .

[12]  Nam-Seog Kim,et al.  Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[13]  Soo-In Cho,et al.  A low-jitter mixed-mode DLL for high-speed DRAM applications , 2000, IEEE Journal of Solid-State Circuits.

[14]  P. R. Gray,et al.  A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000 .