A Unique Low Power Network-an-Chip Virtual Channel Router

IP cores on a chip have been drastically increasing with technology scaling. Integration of these cores on a single chip has been a challenge and Network on Chip (NoC) is the cognitive solution to this due to its faster data transmission, smaller area and lower power consumption. Routers constitute a significant part of NoC. It is imperative to design a router that is area and power efficient. The proposed router utilizes the concept of acyclic sorting operation, which replaces the cyclic round robin arbitration to obtain a low power network on chip router architecture, and this architecture is described in detail in this paper. This design achieves 18.03% decrease in area and 24.27% decrease in power with a marginal 16.41 % increase in delay when compared with the Shield router architecture.

[1]  K. Somasundaram,et al.  Design and Evaluation of 3D NoC Routers with Quality-of-Service (QoS) Mechanism for Multi-core Systems , 2016 .

[2]  K. Paramasivam,et al.  Performance analysis of cluster based 3D routing algorithms for NoC , 2011, 2011 IEEE Recent Advances in Intelligent Computational Systems.

[3]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[4]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  Ahmed Louri,et al.  Tackling Permanent Faults in the Network-on-Chip Router Pipeline , 2013, 2013 25th International Symposium on Computer Architecture and High Performance Computing.

[6]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[7]  Ahmed Louri,et al.  Shield: A Reliable Network-on-Chip Router Architecture for Chip Multiprocessors , 2016, IEEE Transactions on Parallel and Distributed Systems.

[8]  Emmanouil Kalligeros,et al.  Merged Switch Allocation and Traversal in Network-on-Chip Switches , 2013, IEEE Transactions on Computers.

[9]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.

[10]  M. Vinodhini,et al.  Merged switch allocation and transversal with dual layer adaptive error control for Network-on-Chip switches , 2015, 2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA).

[11]  Ahmed Louri,et al.  An Improved Router Design for Reliable On-Chip Networks , 2014, 2014 IEEE 28th International Parallel and Distributed Processing Symposium.

[12]  K. Somasundaram,et al.  Design and evaluation of virtual channel router for mesh-of-grid based NoC , 2014, 2014 International Conference on Electronics and Communication Systems (ICECS).