Industrial and lab-scale power module technologies : A review

In industrial power modules, the most common die-level interconnect technology is wire bonding. In niche markets, where performances such as high power density, high compactness, high switching frequency and good thermal management are required, wire bonds must be removed due to electrical, thermal and mechanical (reliability) limits. 3D packaging technologies are a solution. In this paper, wire bonding technology and 3D packaging technologies are described. A comparison of these technologies is then established from literature data

[1]  Gerhard Wachutka,et al.  Crack mechanism in wire bonding joints , 1998 .

[2]  Guo-Quan Lu,et al.  Comparative thermal and thermomechanical analyses of solder-bump and direct-solder bonded power device packages having double-sided cooling capability , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[3]  S. S. Wen,et al.  Dimple-array interconnect technique for packaging power semiconductor devices and modules , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[4]  Guo-Quan Lu,et al.  Packaging of integrated power electronics modules using flip-chip technology , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[5]  Guo-Quan Lu,et al.  Flip-chip on flex integrated power electronics modules for high-density power integration , 2003 .

[6]  Guo-Quan Lu,et al.  Power chip interconnection : From wire bonding to area bonding , 2000 .

[7]  T. Hauck,et al.  Flip chip die attach development for multichip mechatronics power packages , 2001 .

[8]  D. Boroyevich,et al.  Integrated packaging of a 1 kW switching module using a novel planar integration technology , 2004, IEEE Transactions on Power Electronics.

[9]  Dushan Boroyevich,et al.  Extraction of parasitics within wire-bond IGBT modules , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[10]  Sihua Wen.  Design and Analyses of a Dimple Array Interconnect Technique for Power Electronics Packaging , 2002 .

[11]  Paul Alan McConnelee,et al.  A high performance polymer thin film Power electronics packaging technology , 2002 .

[12]  T. Licht,et al.  A solder bumping interconnect technology for high-power devices , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[13]  Guo-Quan Lu,et al.  Evaluation of interconnect technologies for power semiconductor devices , 2002, ITherm 2002. Eighth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.02CH37258).

[14]  Ray-Lee Lin,et al.  An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures , 1999 .

[15]  Sihua Wen,et al.  Thermal and Thermo-Mechanical Analyses of Wire Bond vs. Three-dimensionally Packaged Power Electronics Modules , 1999 .

[16]  J.G. Bai,et al.  Three-dimensional packaging for power semiconductor devices and modules , 2005, IEEE Transactions on Advanced Packaging.

[17]  D. Huff,et al.  Design and thermo-mechanical analysis of a Dimple-Array Interconnect technique for power semiconductor devices , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).