Analytical modelling and design of 9T SRAM cell with leakage control technique

This paper presents a novel 9T static random access memory (SRAM) cell consisting of a single ended isolated read bit line with 2T read port for improving stability and a tail transistor for saving power. In the proposed design owing to the use of separate bitlines, the storing node voltage has not been affected during active mode operation. In the idle (hold) mode the static power dissipation of SRAM cell has been drastically reduced due to the formation of stack between tail transistor and internal latch. The proposed design has been verified by cadence virtuoso tool using UMC 65 nm CMOS technology. It provides a 42% and 34% improvement in write stability when compared to basic 6T and ultralow voltage (UV) 9T SRAM cells respectively. It has been observed that, the read stability is improved by 12% when compared to basic 6T SRAM cell and penalty of 10% when compared to UV 9T SRAM cell. A reduction of 22% in static power dissipation has also been observed in proposed design as compared to basic 6T SRAM cell when designed at same technology. This paper has also been proposed a mathematical modelling for validating the proposed design.

[1]  Chien-Yu Lu,et al.  A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing , 2012, IEEE Journal of Solid-State Circuits.

[2]  Bai-Sun Kong,et al.  10T SRAM Using Half- $V_{\text {DD}}$ Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[4]  Hanwool Jeong,et al.  Power-Gated 9T SRAM Cell for Low-Energy Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Volkan Kursun,et al.  Variations-tolerant 9T SRAM circuit with robust and low leakage SLEEP mode , 2016, 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS).

[6]  Govind Prasad,et al.  Statistical analysis of low-power SRAM cell structure , 2015 .

[7]  C. Radens,et al.  A Sub-600-mV, Fluctuation Tolerant 65-nm CMOS SRAM Array With Dynamic Cell Biasing , 2008, IEEE Journal of Solid-State Circuits.

[8]  Sudeb Dasgupta,et al.  Compact Analytical Model to Extract Write Static Noise Margin (WSNM) for SRAM Cell at 45-nm and 65-nm Nodes , 2018, IEEE Transactions on Semiconductor Manufacturing.

[9]  Ming-Chien Tsai,et al.  Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Alexander Fish,et al.  A 250 mV 8 kb 40 nm Ultra-Low Power 9T Supply Feedback SRAM (SF-SRAM) , 2011, IEEE Journal of Solid-State Circuits.

[11]  Soumitra Pal,et al.  Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  D. Anitha,et al.  Design of low leakage process tolerant SRAM cell , 2017 .

[13]  Hong Zhu,et al.  A Comprehensive Comparison of Data Stability Enhancement Techniques With Novel Nanoscale SRAM Cells Under Parameter Fluctuations , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Jun Zhou,et al.  Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  S. R. Mansore,et al.  A Single-Ended Read Decoupled 9T SRAM Cell for Low Power Applications , 2017, 2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).

[16]  Pavankumar Bikki,et al.  SRAM Cell Leakage Control Techniques for Ultra Low Power Application: A Survey , 2017 .

[17]  Sameh Ibrahim,et al.  Stability analysis and design methodology of near-threshold 6T SRAM cells , 2016, 2016 28th International Conference on Microelectronics (ICM).

[18]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[19]  Rohit Lorenzo,et al.  A novel 9T SRAM architecture for low leakage and high performance , 2017 .

[20]  Soumitra Pal,et al.  Variation-resilient CNFET-based 8T SRAM cell for ultra-low-power application , 2015, 2015 International Conference on Signal Processing and Communication Engineering Systems.

[21]  Jonathan Chang,et al.  A 16 nm 128 Mb SRAM in High- $\kappa$ Metal-Gate FinFET Technology With Write-Assist Circuitry for Low-VMIN Applications , 2014, IEEE Journal of Solid-State Circuits.

[22]  Neeta Pandey,et al.  A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Mohammad Sharifkhani,et al.  A Subthreshold Symmetric SRAM Cell With High Read Stability , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Ricardo Reis,et al.  Protecting Chips Against Hold Time Violations Due to Variability , 2013 .