RLC parasitic extraction and circuit model optimization for Cu/SiO/sub 2/-90nm inductance structures

An efficient interconnects modeling and optimization methodology is proposed for multi-GHz clock network design. High frequency effects, including inductance and proximity effects are captured. The results are validated through comparisons with electromagnetic simulations and measured data taken from a Cu/SiO/sub 2/ 90nm process test chip.

[1]  Thomas N. Theis,et al.  The future of interconnection technology , 2000, IBM J. Res. Dev..

[2]  W. Heinrich,et al.  Open and short circuits in coplanar MMIC's , 1993 .

[3]  Jacob K. White,et al.  Layout techniques for minimizing on-chip interconnect self-inductance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  K. Ken Lee.  On-chip interconnects -gigahertz and beyond , 1998 .