论文信息 - VLSI limitations from drain-induced barrier lowering

VLSI limitations from drain-induced barrier lowering

Drain-induced barrier lowering (DIBL) determines the ultimate proximity of surface diffusions and qualifies as one of the fundamental electrical limitations for VLSI. The important design parameters relating to DIBL are investigated using a numerical two-dimensional model, and a simple conceptual model is introduced as an aid for understanding the results. Under normal operating conditions of an IGFET, DIBL produces surface (rather than bulk) injection at the source. Comparison of a base case with a scaled design reveals that simple linear scaling by itself is insufficient for holding DIBL to a tolerable amount.

R.R. Troutman | R. Troutman | Ronald R. Troutman

[1] G. Taylor. Subthreshold conduction in MOSFET's , 1978, IEEE Transactions on Electron Devices.

[2] R. Troutman. Subthreshold design considerations for insulated gate field-effect transistors , 1973 .

[3] L. D. Yau,et al. A simple theory to predict the threshold voltage of short-channel IGFET's , 1974 .

[4] R. Troutman,et al. Simple model for threshold voltage in a short-channel IGFET , 1977, IEEE Transactions on Electron Devices.

[5] D. P. Kennedy,et al. Steady state mathematical theory for the insulated gate field effect transistor , 1973 .

[6] G. Hachtel,et al. A graphical study of the current distribution in short-channel IGFETS , 1973 .

[7] William Eccleston,et al. Punchthrough currents in short-channel m.o.s.t. devices , 1973 .

[8] C. Mead,et al. Fundamental limitations in microelectronics—I. MOS technology , 1972 .

[9] R. M. Swanson,et al. Fundamental performance limits of MOS integrated circuits , 1975 .

[10] Peter E. Cottrell,et al. Hot-electron emission in N-channel IGFET's , 1979 .

[11] G. A. Armstrong,et al. Drain voltage limitations of MOS transistors , 1974 .

[12] R. Dennard,et al. Design of micron MOS switching devices , 1972 .

[13] F. M. Klaassen,et al. Design and performance of micron-size devices , 1978 .