A CMOS 110-dB@40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta Modulator for low-power high-linearity automotive sensor ASICs

This paper describes a 0.35-/spl mu/m CMOS chopper-stabilized switched-capacitor 2-1 cascade /spl Sigma//spl Delta/ modulator for automotive sensor interfaces. The modulator architecture has been selected from an exhaustive comparison among multiple topologies in terms of resolution, speed and power dissipation. To obtain a better fitting with the characteristics of different sensor outputs, the circuit can be digitally programmed to yield four input-to-output gain values (/spl times/0.5,/spl times/1,/spl times/2, and /spl times/4) and has been designed to operate within the stringent environmental conditions of automotive electronics (temperature range of -40/spl deg/C to 175/spl deg/C). In order to relax the amplifier's dynamic requirements for the different modulator input-to-output gains, switchable capacitor arrays are used for all the capacitors in the first integrator. The design of the building blocks is based on a top-down CAD methodology which combines simulation and statistical optimization at different levels of the modulator hierarchy. The circuit is clocked at 5.12 MHz and the overall power consumption is 14.7 mW from a single 3.3-V supply and occupies 5.7 mm/sup 2/ silicon area. Experimental results show a maximum SNR of 87.3 dB within a 20-kHz signal bandwidth and 90.7 dB for 10-kHz signals, and an overall DR of 110 and 113.8dB, respectively. These performance features place the reported circuit at the cutting edge of state-of-the-art high-resolution /spl Sigma//spl Delta/ modulators.

[1]  J.L. Huertas,et al.  A Vertically-Integrated Tool for Automated Design of ΔΣ Modulators , 1994, ESSCIRC '94: Twientieth European Solid-State Circuits Conference.

[2]  W. J. Fleming,et al.  Overview of automotive sensors , 2001 .

[3]  Belén Pérez-Verdú,et al.  Highly Linear 2.5-V CMOS>tex /tex tex /tex< , 2004 .

[4]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[5]  Belén Pérez-Verdú,et al.  A vertically integrated tool for automated design of /spl Sigma//spl Delta/ modulators , 1995 .

[6]  Franco Maloberti,et al.  An integrated microsystem for 3-D magnetic field measurements , 2000, IEEE Trans. Instrum. Meas..

[7]  W. Sansen,et al.  A 1-V 140-/spl mu/W 88-dB audio sigma-delta modulator in 90-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[8]  Ángel Rodríguez-Vázquez,et al.  Highly linear 2.5-V CMOS ΣΔ modulator for ADSL+ , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[9]  Francisco V. Fernández,et al.  Design Methodologies for Sigma-Delta Converters , 2003 .

[10]  J.H. Huijsing,et al.  A smart CMOS wind sensor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .

[12]  Ángel Rodríguez-Vázquez,et al.  Top-Down Design of High-Performance Sigma-Delta Modulators , 1998 .

[13]  Robert Henderson,et al.  A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging , 1997 .

[14]  B. Leung,et al.  Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series , 1999 .

[15]  Johan H. Huijsing,et al.  A 4th-order switched-capacitor sigma-delta A/D converter using a high-ripple Chebyshev loop filter , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[16]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[17]  D. S. Eddy,et al.  Application of MEMS technology in automotive sensors and actuators , 1998 .

[18]  C. B. Wang.  A 20-bit 25-kHz delta-sigma A/D converter utilizing a frequency-shaped chopper stabilization scheme , 2001 .

[19]  W. Sansen,et al.  A 15-b resolution 2-MHz Nyquist rate /spl Delta//spl Sigma/ ADC in a 1-/spl mu/m CMOS technology , 1998 .

[20]  E. Sanchez-Sinencio,et al.  A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[21]  B. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS , 1997, IEEE J. Solid State Circuits.

[22]  B. A. Wooley.  High-performance analog-to-digital converters , 1989, Symposium 1989 on VLSI Circuits.

[23]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[24]  N. Yazdi,et al.  A CMOS switched-capacitor interface circuit for an integrated accelerometer , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[25]  K. Lee.  Low-destortion switched-capacitor filter design techniques , 1985 .

[26]  John W. Fattaruso,et al.  The effect of dielectric relaxation on charge-redistribution A/D converters , 1990 .

[27]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[28]  A.L. Coban,et al.  A 1.5 V 1.0 mW audio /spl Delta//spl Sigma/ modulator with 98 dB dynamic range , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[29]  J. E. Johnston.  A 24-bit delta-sigma ADC with an ultra-low noise chopper-stabilized programmable gain instrumentation amplifier , 1999 .

[30]  Donald A. Kerth,et al.  A 126 dB linear switched-capacitor delta-sigma modulator , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[31]  Belén Pérez-Verdú,et al.  High-order Cascade Multi-bit ΣΔ Modulators , 2003 .

[32]  Yuqing Yang,et al.  A 114-dB 68-mW Chopper-stabilized stereo multibit audio ADC in 5.62 mm/sup 2/ , 2003 .

[33]  B. A. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-/spl mu/m CMOS , 1997 .