A Parallel Pipelined Adder Suitable for FPGA Implementation

A smart city should indispensably use Internet of Things wherein various things are embedded with electronics to facilitate exchange of information. This exchange of information requires the things to be perpetually connected to each other with zero down time. Owing to the parallel pipelined capability of a Field Programmable Gate Array (FPGA) coupled with its low power consumption, FPGA can prove to be an ideal candidate for the connections. This paper proposes the design of a parallel pipelined adder in an FPGA which is the basic arithmetic block required in any device for basic processing tasks.

[1]  Magdy Bayoumi,et al.  A low power and reduced area carry select adder , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[2]  Parveen Kumar,et al.  Performance Analysis of Fast Adders Using VHDL , 2009, 2009 International Conference on Advances in Recent Technologies in Communication and Computing.

[3]  Wang Ling,et al.  A novel 10-transistor low-power high-speed full adder cell , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).

[4]  Mariano Aguirre,et al.  An Alternative Logic Approach to Implement High-Speed Low-Power Full Adder Cells , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[5]  Magdy A. Bayoumi,et al.  A low power 10-transistor full adder cell for embedded architectures , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  Taewhan Kim,et al.  An accurate exploration of timing and area trade-offs in arithmetic optimization using carry-save adder cells , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[7]  Pourya Hoseini,et al.  High speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[8]  Taewhan Kim,et al.  Circuit optimization using carry-save-adder cells , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  L.C. Kho,et al.  An investigation of signed bit adder with VHDL , 2008, 2008 International Symposium on Information Technology.

[10]  Karami H. Fatemeh,et al.  New structure for adder with improved speed, area and power , 2011, 2011 IEEE 2nd International Conference on Networked Embedded Systems for Enterprise Applications.