A fast-transient on-chip LDO with advanced dynamic biasing circuit

A low-power fast-transient on-chip low-dropout regulator (LDO) using advanced dynamic biasing circuit is presented in this paper. The proposed advanced dynamic biasing circuit is composed of an advanced dynamic biasing current generator and a related slew rate enhancement circuit. The advanced dynamic biasing current generator boosts the bias current of the LDO momentarily during the transient state through coupling the output voltage spike. In addition, the slew rate enhancement circuit, which utilizes the dynamic biasing current, suppresses the output voltage spike with an automatic on/off feature. From the Hspice simulation results, the output voltage is regulated at 0.8V from a 1-V supply voltage. The output voltage recovers within 1.4 μs at a voltage spike less than 80mV for load current switching from 50μA to 100mAwith 300-ns rise and fall time.

[1]  Pui Ying Or,et al.  An Output-Capacitorless Low-Dropout Regulator With Direct Voltage-Spike Detection , 2010, IEEE Journal of Solid-State Circuits.

[2]  Xi Qu,et al.  An Ultralow-Power Fast-Transient Capacitor-Free Low-Dropout Regulator With Assistant Push–Pull Output Stage , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Marco Ho,et al.  Dynamic Bias-Current Boosting Technique for Ultralow-Power Low-Dropout Regulator in Biomedical Applications , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Ramón González Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.