Bulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling

We propose a novel highly scalable source-drain-junction-free field-effect transistor that we call the bulk planar junctionless transistor (BPJLT). This builds upon the idea of an isolated ultrathin highly doped device layer of which volume is fully depleted in the off-state and is around flatband in the on-state. Here, the leakage current depends on the effective device layer thickness, and we show that with well doping and/or well bias, this can be controllably made less than the physical device layer thickness in a bulk planar junction-isolated structure. We demonstrate by extensive device simulations that these additional knobs for controlling short-channel effects reduce the off-state leakage current by orders of magnitude for similar on-state currents, making the BPJLT highly scalable.

[1]  Wim Magnus,et al.  Analytical and self-consistent quantum mechanical model for a surrounding gate MOS nanowire operated in JFET mode , 2008 .

[2]  R. Adari,et al.  Dual-$k$ Spacer Device Architecture for the Improvement of Performance of Silicon n-Channel Tunnel FETs , 2010, IEEE Transactions on Electron Devices.

[3]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[4]  Wojciech Maly,et al.  Stacked 3-dimensional 6T SRAM cell with independent double gate transistors , 2009, 2009 IEEE International Conference on IC Design and Technology.

[5]  Wim Magnus,et al.  Silicon nanowire pinch-off FET : Basic operation and analytical model , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.

[6]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[7]  A. Kranti,et al.  Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.