Bulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling
暂无分享,去创建一个
[1] Wim Magnus,et al. Analytical and self-consistent quantum mechanical model for a surrounding gate MOS nanowire operated in JFET mode , 2008 .
[2] R. Adari,et al. Dual-$k$ Spacer Device Architecture for the Improvement of Performance of Silicon n-Channel Tunnel FETs , 2010, IEEE Transactions on Electron Devices.
[3] Chi-Woo Lee,et al. Junctionless multigate field-effect transistor , 2009 .
[4] Wojciech Maly,et al. Stacked 3-dimensional 6T SRAM cell with independent double gate transistors , 2009, 2009 IEEE International Conference on IC Design and Technology.
[5] Wim Magnus,et al. Silicon nanowire pinch-off FET : Basic operation and analytical model , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.
[6] Chi-Woo Lee,et al. Nanowire transistors without junctions. , 2010, Nature nanotechnology.
[7] A. Kranti,et al. Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.