An Efficient 16-Bit Multiplier based on Booth Algorithm

Multipliers are key components of many high performance systems such as microprocessors, digital signal processors, etc. Optimizing the speed and area of the multiplier is major design issue which is usually conflicting constraint so that improving speed results mostly in bigger areas. A VHDL designed architecture based on booth multiplication algorithm is proposed which not only optimize speed but also efficient on energy use.

[1]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[2]  E. J. King,et al.  Data-dependent truncation scheme for parallel multipliers , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[3]  Farid N. Najm,et al.  A gate-level leakage power reduction method for ultra-low-power CMOS circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[4]  Yuan-Sun Chu,et al.  A Low-Power Multiplier With the Spurious Power Suppression Technique , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Kaushik Roy,et al.  Circuit optimization for minimisation of power consumption under delay constraint , 1995, Proceedings of the 8th International Conference on VLSI Design.

[6]  Zamin Ali Khana,et al.  Optimization of Power Consumption in VLSI Circuit , 2011 .