A 4.5 mW CT Self-Coupled $\Delta\Sigma$ Modulator With 2.2 MHz BW and 90.4 dB SNDR Using Residual ELD Compensation

This paper presents a power-efficient single-loop continuous-time (CT) ΔΣ modulator (DSM) that achieves a SNDR of 90.4 dB over a 2.2 MHz signal bandwidth. The modulator uses a fourth-order feed-forward architecture incorporating the continuous-time self-coupling (CTSC) technique. Moreover, to reduce hardware area, this design utilizes the residual signal for excess loop delay (ELD) compensation. To improve linearity, low-ripple DAC latches and low toggle-rate dynamic element matching (DEM) algorithm are adopted. This DSM is fabricated in a 55 nm LP CMOS technology. Operating at 140 MHz sampling rate, the chip consumes 4.5 mW from power supplies of 1.2 V and 1.8 V. It achieves 90.4 dB SNDR and 92 dB dynamic range (DR) with a 2.2 MHz signal bandwidth, resulting in a Schreier FOM of 177.3 dB and 178.9 dB based on SNDR and DR, respectively. The chip area is 0.09 mm 2.

[1]  José B. Silva,et al.  A 2.8 mW ΔΣ ADC with 83 dB DR and 1.92 MHz BW using FIR outer feedback and TIA-based integrator , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[2]  Shanthi Pavan,et al.  Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Hung-Chieh Tsai,et al.  A 64-fJ/Conv.-Step Continuous-Time $\Sigma \Delta$ Modulator in 40-nm CMOS Using Asynchronous SAR Quantizer and Digital $\Delta \Sigma$ Truncator , 2013, IEEE Journal of Solid-State Circuits.

[4]  Gabor C. Temes,et al.  An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and -98 dB THD , 2009, IEEE J. Solid State Circuits.

[5]  Chun-Cheng Liu,et al.  A 0.022 mm 98.5 dB SNDR Hybrid Audio Modulator With Digital ELD Compensation in 28 nm CMOS , 2015 .

[6]  David Lamb,et al.  A 97.3 dB SNR, 600 kHz BW, 31mW multibit continuous time ΔΣ ADC , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[7]  Chi-Hung Lin,et al.  A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[8]  Chun-Cheng Liu,et al.  A 0.022 mm$^{{2}}$ 98.5 dB SNDR Hybrid Audio $\Delta \Sigma$ Modulator With Digital ELD Compensation in 28 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[9]  Koji Obata,et al.  A 10 MHz BW 50 fJ/conv. continuous time ΔΣ modulator with high-order single opamp integrator using optimization-based design method , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[10]  Amrith Sukumaran,et al.  A 280μW audio continuous-time ΔΣ modulator with 103dB DR and 102dB A-Weighted SNR , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[11]  Tao Wang,et al.  A 101 dB DR 1.1 mW audio delta-sigma modulator with direct-charge-transfer adder and noise shaping enhancement , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[12]  Shanthi Pavan,et al.  A 110µW single bit audio continuous-time oversampled converter with 92.5 db dynamic range , 2009, 2009 Proceedings of ESSCIRC.

[13]  Kofi A. A. Makinwa,et al.  A 6.3µW 20b incremental zoom-ADC with 6ppm INL and 1µV offset , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[14]  Hung-Chieh Tsai,et al.  A 1.2V 64fJ/conversion-step continuous-time ΣΔ modulator using asynchronous SAR quantizer and digital ΣΔ truncator , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[15]  Yu Lin,et al.  A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[16]  Franco Maloberti,et al.  A 84dB SNDR 100kHz bandwidth low-power single op-amp third-order ΔΣ modulator consuming 140μW , 2011, 2011 IEEE International Solid-State Circuits Conference.

[17]  Shanthi Pavan,et al.  29.1 A 5mW CT ΔΣ ADC with embedded 2nd-order active filter and VGA achieving 82dB DR in 2MHz BW , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[18]  Gabor C. Temes,et al.  An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and $-$98 dB THD , 2009, IEEE Journal of Solid-State Circuits.

[19]  Cong Liu,et al.  15.2 A 4.5mW CT self-coupled ΔΣ modulator with 2.2MHz BW and 90.4dB SNDR using residual ELD compensation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[20]  Ping Chen,et al.  A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[21]  Eric A. M. Klumperink,et al.  A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  Shanthi Pavan,et al.  A Power Optimized Continuous-Time $\Delta \Sigma $ ADC for Audio Applications , 2008, IEEE Journal of Solid-State Circuits.

[23]  Koji Obata,et al.  A 69.8 dB SNDR 3rd-order Continuous Time Delta-Sigma Modulator with an Ultimate Low Power Tuning System for a Worldwide Digital TV-Receiver , 2010, IEEE Custom Integrated Circuits Conference 2010.

[24]  Yung-Yu Lin,et al.  A 1.2V 2MHz BW 0.084mm2 CT ΔΣ ADC with −97.7dBc THD and 80dB DR using low-latency DEM , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[25]  Jieh-Tsorng Wu,et al.  A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With $ > $70 dB SFDR up to 500 MHz , 2011, IEEE Journal of Solid-State Circuits.