Stacked PMOS clamps for high voltage power supply protection

Large PMOS FETs with multiple gates can be arranged to provide ESD protection to high voltage on-chip power supplies in submicron CMOS integrated circuits. These clamps divide the supply voltage among several gate oxides; the circuitry accompanying the large series FETs provides near-maximum gate drive during ESD for high pulsed current. Layouts are densely packed because minimum dimensions can be used and because no contact is needed between the stacked gates. The high voltage designs are extensions of the large PMOS FET ESD clamps and timed drive circuitry that are used to clamp ordinary on-chip power supply lines.

[1]  P. Bai,et al.  A high performance 180 nm generation logic technology , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[2]  T. Ghani,et al.  A high performance 0.25 /spl mu/m logic technology optimized for 1.8 V operation , 1996, International Electron Devices Meeting. Technical Digest.

[3]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[4]  S. Dabral,et al.  Novel clamp circuits for IC power supply protection , 1996, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[5]  Richard Green,et al.  A high performance 0.35 /spl mu/m logic technology for 3.3 V and 2.5 V operation , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[6]  Timothy J. Maloney,et al.  Novel clamp circuits for IC power supply protection , 1995 .

[7]  Timothy J. Maloney.  Designing power supply clamps for electrostatic discharge protection of integrated circuits , 1998 .

[8]  Timothy J. Maloney,et al.  The Quality and Reliability of Intel's Quarter Micron Process , 2000 .

[9]  Wilson Kan,et al.  Stacked PMOS clamps for high voltage power supply protection , 1999 .