Flexible scheme for reconfiguring 2D mesh-connected VLSI subarrays under row and column rerouting

[1]  Wu Jigang,et al.  Integrated Row and Column Rerouting for Reconfiguration of VLSI Arrays with Four-Port Switches , 2007, IEEE Transactions on Computers.

[2]  Jizhou Sun,et al.  Flexible rerouting schemes for reconfiguration of multiprocessor arrays , 2014, J. Parallel Distributed Comput..

[3]  Clement W. H. Lam,et al.  A Study of Two Approaches for Reconfiguring Fault-Tolerant Systolic Arrays , 1989, IEEE Trans. Computers.

[4]  Li Zhang,et al.  Fault-Tolerant Meshes with Small Degree , 2002, IEEE Trans. Computers.

[5]  Sun-Yuan Kung,et al.  Fault-Tolerant Array Processors Using Single-Track Switches , 1989, IEEE Trans. Computers.

[6]  Liang Chang,et al.  Optimal Reconfiguration of High-Performance VLSI Subarrays with Network Flow , 2016, IEEE Transactions on Parallel and Distributed Systems.

[7]  Chor Ping Low,et al.  An Efficient Reconfiguration Algorithm for Degradable VLSI/WSI Arrays , 2000, IEEE Trans. Computers.

[8]  Po-Jen Chuang,et al.  An efficient reconfiguration scheme for fault-tolerant meshes , 2005, Inf. Sci..

[9]  Wu Jigang,et al.  Efficient reconfigurable techniques for VLSI arrays with 6-port switches , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Cong Chen,et al.  An efficient method for reconfiguring power‐efficient VLSI array with maximum satisfiability , 2018 .

[11]  Wu Jigang,et al.  Preprocessing technique for accelerating reconfiguration of degradable VLSI arrays , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[12]  Jizhou Sun,et al.  Efficient Reconfiguration Algorithm for Three-dimensional VLSI Arrays , 2012, 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum.

[13]  Wu Jigang,et al.  Efficient reconfiguration algorithms for communication-aware three-dimensional processor arrays , 2013, Parallel Comput..

[14]  Kai Wang,et al.  Constructing Sub-Arrays with ShortInterconnects from Degradable VLSI Arrays , 2014, IEEE Transactions on Parallel and Distributed Systems.

[15]  Sy-Yen Kuo,et al.  Efficient reconfiguration algorithms for degradable VLSI/WSI arrays , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Shambhu J. Upadhyaya,et al.  Implementing degradable processing arrays , 1998, IEEE Micro.

[17]  Masaru Fukushi,et al.  A self-reconfigurable hardware architecture for mesh arrays using single/double vertical track switches , 2004, IEEE Transactions on Instrumentation and Measurement.

[18]  Shambhu J. Upadhyaya,et al.  A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors , 1997, IEEE Trans. Computers.

[19]  Wu Jigang,et al.  Reconfiguration algorithms for power efficient VLSI subarrays with four-port switches , 2006, IEEE Transactions on Computers.

[20]  Ting Lei,et al.  Simple but efficient reconfiguration algorithm for degradable VLSI/WSI arrays , 2010, 2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[21]  Wu Jigang,et al.  Fault-Driven Reconfiguration Algorithm for Processor Arrays , 2017, 2017 IEEE International Symposium on Parallel and Distributed Processing with Applications and 2017 IEEE International Conference on Ubiquitous Computing and Communications (ISPA/IUCC).

[22]  Jizhou Sun,et al.  Reducing the Interconnection Length for 3D Fault-Tolerant Processor Arrays , 2014, ICA3PP.

[23]  Hon Wai Leong,et al.  On the reconfiguration of degradable VLSI/WSI arrays , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  T. Srikanthan,et al.  Reconfiguration of high performance VLSI sub-arrays , 2006 .

[25]  Hao Ding,et al.  Efficient Reconfiguration Algorithm With Flexible Rerouting Schemes for Constructing 3-D VLSI Subarrays , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Liang Chang,et al.  A Mathematical Model for Reconfiguring VLSI Subarrays Under Row and Column Rerouting , 2017, IEEE Access.

[27]  Wen-Chung Shen,et al.  Fault-tolerant router with built-in self-test/self-diagnosis and fault-isolation circuits for 2D-mesh based chip multiprocessor systems , 2009, 2009 International Symposium on VLSI Design, Automation and Test.

[28]  Yi Wang,et al.  Reconfiguring Three-Dimensional Processor Arrays for Fault-Tolerance: Hardness and Heuristic Algorithms , 2015, IEEE Transactions on Computers.

[29]  Israel Koren,et al.  Fault tolerance in VLSI circuits , 1990, Computer.