Distributed syndrome decoding for regular interconnected structures

Distributed syndrome decoding algorithms to locate faulty PEs (processing elements) in large-scale regular interconnected structures based on the concepts of system-level diagnosis are developed. These algorithms operate in a systolic manner to locate the faulty processors. The computational complexities of these algorithms are either linear or sublinear, depending on the architecture of the system. Their implementation complexities and diagnosis capabilites differ substantially. The conditions that a fault pattern should satisfy for correct and complete diagnosis and the maximum global size of fault sets which can be diagnosed successfully using these algorithms are also identified.<<ETX>>

[1]  Arnold L. Rosenberg,et al.  The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.

[2]  Vinod K. Agarwal,et al.  On the Complexity of Single Fault Set Diagnosability and Diagnosis Problems , 1989, IEEE Trans. Computers.

[3]  Gerald M. Masson,et al.  An Efficient Fault Diagnosis Algorithm for Symmetric Multiple Processor Architectures , 1978, IEEE Transactions on Computers.

[4]  Gerald M. Masson,et al.  An 0(n2.5) Fault Identification Algorithm for Diagnosable Systems , 1984, IEEE Transactions on Computers.

[5]  Gerard G. L. Meyer,et al.  A Diagnosis Algorithm for the BGM System Level Fault Model , 1984, IEEE Transactions on Computers.

[6]  Sudhakar M. Reddy,et al.  Distributed fault-tolerance for large multiprocessor systems , 1980, ISCA '80.

[7]  James E. Smith,et al.  Diagnosis of Systems with Asymmetric Invalidation , 1981, IEEE Transactions on Computers.

[8]  Dhiraj K. Pradhan,et al.  A Fault-Tolerant Communication Architecture for Distributed Systems , 1982, IEEE Transactions on Computers.

[9]  Che-Liang Yang,et al.  A Fault Identification Algorithm for ti-Diagnosable Systems , 1986, IEEE Transactions on Computers.

[10]  Gerard G. L. Meyer A fault diagnosis algorithm for asymmetric modular architectures , 1981, IEEE Transactions on Computers.

[11]  Vinod K. Agarwal,et al.  A Generalized Theory for System Level Diagnosis , 1987, IEEE Transactions on Computers.

[12]  Frank Thomson Leighton,et al.  Wafer-Scale Integration of Systolic Arrays , 1985, IEEE Trans. Computers.

[13]  GERNOT METZE,et al.  On the Connection Assignment Problem of Diagnosable Systems , 1967, IEEE Trans. Electron. Comput..

[14]  Fabrizio Grandoni,et al.  A Theory of Diagnosability of Digital Systems , 1976, IEEE Transactions on Computers.