The viability of 25 Gb/s on-board signalling

What package improvements are required for dense, high aggregate bandwidth buses running at data rates beyond 10 Gb/s per pin, and when might optical interconnects on the board be required? We present a study of distance and speed limits for electrical on-board module-to-module links with an eye to answering these questions. Detailed electrical link models have been validated with active, high-speed differential bus measurements utilizing a 16-channel link chip with programmable equalization and a per-channel data rate of up to 11 Gb/s. Electrical signalling limits were then determined by extrapolating our models to higher speeds, and these limits were compared to the results of work on on-board optical interconnects.

[1]  Y. Suzuki,et al.  30-GBPs Transmission Over 100 M-MMFs (GI32) Using 1.1 μM-Range VCSELs and Receivers , 2007, 2007 IEEE 19th International Conference on Indium Phosphide & Related Materials.

[2]  R. Dangel,et al.  Measurement of optical dispersion in multimode polymer waveguides , 2004, Digest of the LEOS Summer Topical Meetings Biophotonics/Optical Interconnects and VLSI Photonics/WBM Microcavities, 2004..

[3]  Lidija Sekaric,et al.  Optical modulation using anti-crossing between paired amplitude and phase resonators. , 2007, Optics express.

[4]  L. Schares,et al.  160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects Using a Single-Chip CMOS IC , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[5]  S. Reynolds,et al.  10+ gb/s 90-nm CMOS serial link demo in CBGA package , 2005, IEEE Journal of Solid-State Circuits.

[6]  A. Adamiecki,et al.  10-Gb/s electrical backplane transmission using duobinary signaling , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).

[7]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[8]  J.A. Mix,et al.  Flex-circuit chip-to-chip interconnects , 2006, 56th Electronic Components and Technology Conference 2006.

[9]  S. Gowda,et al.  A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[10]  Thomas Zwick,et al.  10+ Gb/s 90nm CMOS serial link demo in CBGA package , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[11]  Xiaoxiong Gu,et al.  Multi-level Signaling in High- density, High-speed Electrical Links , 2008 .

[12]  C. S. Wang,et al.  High-efficiency, high-speed VCSELs with 35 Gbit=s error-free operation , 2007 .