DC Offset Rejection Improvement in Single-Phase SOGI-PLL Algorithms: Methods Review and Experimental Evaluation

DC offset in the input of phase-locked loops (PLLs) is a challenging problem since it will result in fundamental frequency oscillations in the estimated phase and frequency. In this paper, a comprehensive analysis and performance evaluation of several advanced second-order generalized integrator (SOGI)-based PLL methods in enhancing the dc offset rejection capability for single-phase grid-connected power converters is presented. These methods include the cascade SOGI, modified SOGI, $\alpha \beta $ -frame delayed signal cancellation (DSC), complex coefficient filter, in-loop dq-frame DSC, notch filter, and moving average filter-based SOGI-PLL. Main characteristics and design aspects of these methods are presented. Main performance indexes, such as the setting time, frequency or phase errors are defined and these methods are systematically compared under various scenarios with both numerical and experimental results.

[1]  Hui Li,et al.  DC Offset Error Compensation for Synchronous Reference Frame PLL in Single-Phase Grid-Connected Converters , 2012, IEEE Transactions on Power Electronics.

[2]  Fengjiang Wu,et al.  Influence of Plugging DC Offset Estimation Integrator in Single-Phase EPLL and Alternative Scheme to Eliminate Effect of Input DC Offset and Harmonics , 2015, IEEE Transactions on Industrial Electronics.

[3]  Geng Yang,et al.  Fast and Robust Phase Estimation Algorithm for Heavily Distorted Grid Conditions , 2016, IEEE Transactions on Industrial Electronics.

[4]  I. Carugati,et al.  Frequency Adaptive PLL for Polluted Single-Phase Grids , 2012, IEEE Transactions on Power Electronics.

[5]  Dushan Boroyevich,et al.  Phase-Locked Loop Noise Reduction via Phase Detector Implementation for Single-Phase Systems , 2011, IEEE Transactions on Industrial Electronics.

[6]  M. Karimi-Ghartemani,et al.  A Unifying Approach to Single-Phase Synchronous Reference Frame PLLs , 2013, IEEE Transactions on Power Electronics.

[7]  Ramon Guzman,et al.  An Adaptive Prefiltering Method to Improve the Speed/Accuracy Tradeoff of Voltage Sequence Detection Methods Under Adverse Grid Conditions , 2014, IEEE Transactions on Industrial Electronics.

[8]  Juan C. Vasquez,et al.  Three-Phase PLLs: A Review of Recent Advances , 2017, IEEE Transactions on Power Electronics.

[9]  Fengjiang Wu,et al.  Effect of adding DC-offset estimation integrators in there-phase enhanced phase-locked loop on dynamic performance and alternative scheme , 2015 .

[10]  Josep M. Guerrero,et al.  Five Approaches to Deal With Problem of DC Offset in Phase-Locked Loop Algorithms: Design Considerations and Performance Evaluations , 2016, IEEE Transactions on Power Electronics.

[11]  Juan C. Vasquez,et al.  DC-Offset Rejection in Phase-Locked Loops: A Novel Approach , 2016, IEEE Transactions on Industrial Electronics.

[12]  Vinod John,et al.  Design of a fast response time single-phase PLL with DC offset rejection capability , 2016, 2016 IEEE Applied Power Electronics Conference and Exposition (APEC).

[13]  F. Blaabjerg,et al.  An Improved Second-Order Generalized Integrator Based Quadrature Signal Generator , 2016, IEEE Transactions on Power Electronics.

[14]  Li Li,et al.  A Frequency-Fixed SOGI-Based PLL for Single-Phase Grid-Connected Converters , 2017, IEEE Transactions on Power Electronics.

[15]  Abhijit Kulkarni,et al.  Design of synchronous reference frame phase-locked loop with the presence of dc offsets in the input voltage , 2015 .

[16]  Josep M. Guerrero,et al.  Dynamics Assessment of Advanced Single-Phase PLL Structures , 2013, IEEE Transactions on Industrial Electronics.

[17]  Josep M. Guerrero,et al.  dq-Frame Cascaded Delayed Signal Cancellation- Based PLL: Analysis, Design, and Comparison With Moving Average Filter-Based PLL , 2015, IEEE Transactions on Power Electronics.

[18]  Enrique Acha,et al.  Tunning of Phase Locked Loops for Power Converters under Distorted Utility Conditions , 2009, 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition.

[19]  Josep M. Guerrero,et al.  Comparative Performance Evaluation of Orthogonal-Signal-Generators-Based Single-Phase PLL Algorithms—A Survey , 2016, IEEE Transactions on Power Electronics.

[20]  Y. Li,et al.  Three-Phase Cascaded Delayed Signal Cancellation PLL for Fast Selective Harmonic Detection , 2013, IEEE Transactions on Industrial Electronics.

[21]  Slobodan Lubura,et al.  Single-phase phase locked loop with dc offset and noise rejection for photovoltaic inverters , 2014 .

[22]  Josep M. Guerrero,et al.  Moving Average Filter Based Phase-Locked Loops: Performance Analysis and Design Guidelines , 2014, IEEE Transactions on Power Electronics.

[23]  M. Karimi-Ghartemani,et al.  Addressing DC Component in PLL and Notch Filter Algorithms , 2012, IEEE Transactions on Power Electronics.

[24]  Yun Wei Li,et al.  Grid synchronization PLL based on cascaded delayed signal cancellation , 2010, 2010 IEEE Energy Conversion Congress and Exposition.

[25]  Remus Teodorescu,et al.  A New Single-Phase PLL Structure Based on Second Order Generalized Integrator , 2006 .

[26]  Jing Zhao,et al.  Improved dual second-order generalized integrator PLL for grid synchronization under non-ideal grid voltages including DC offset , 2014, 2014 IEEE Energy Conversion Congress and Exposition (ECCE).

[27]  Josep M. Guerrero,et al.  Design and Tuning of a Modified Power-Based PLL for Single-Phase Grid-Connected Power Conditioning Systems , 2012, IEEE Transactions on Power Electronics.

[28]  Zhe Chen,et al.  Multiple-Complex Coefficient-Filter-Based Phase-Locked Loop and Synchronization Technique for Three-Phase Grid-Interfaced Converters in Distributed Utility Networks , 2011, IEEE Transactions on Industrial Electronics.