DDR3 based lookup circuit for high-performance network processing

Double Data Rate (DDR) SDRAMs have been prevalent in the PC memory market in recent years and are widely used for networking systems. These memory devices are rapidly developing, with high density, high memory bandwidth and low device cost. However, because of the high-speed interface technology and complex instruction-based memory access control, a specific purpose memory controller is necessary for optimizing the memory access trade off. In this paper, a specific purpose DDR3 controller for high-performance table lookup is proposed and a corresponding lookup circuit based on the Hash-CAM approach is presented.

[1]  Ronggang Wang,et al.  High performance synchronous DRAMs controller in H.264 HDTV decoder , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[2]  Yang-Yang Li,et al.  High Performance and High Efficiency Memory Management System for H.264/AVC Application in the Dual-Core Platform , 2006, 2006 SICE-ICASE International Joint Conference.

[3]  T Mladenov,et al.  Bandwidth, Area Efficient and Target Device Independent DDR SDRAM Controller , 2006 .

[4]  Peter H. N. de With,et al.  Bandwidth reduction for video processing in consumer systems , 2001, IEEE Trans. Consumer Electron..

[5]  In-Cheol Park,et al.  High-performance and low-power memory-interface architecture for video processing applications , 2001, IEEE Trans. Circuits Syst. Video Technol..

[6]  Paul Francis,et al.  Fast routing table lookup using CAMs , 1993, IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings.

[7]  Earl E. Swartzlander,et al.  High performance IP lookup circuit using DDR SDRAM , 2008, 2008 IEEE International SOC Conference.