A modified three phase 5-level symmetrical multilevel inverter topology

A modified three phase symmetrical 5-level multilevel inverter structure, derived from a propounded auxiliary (AUX) inverter leg, is presented. The switch count and gate driver requirements are reduced compared to conventional topologies. An attempt is made to optimize the source requirement. The low switching frequency Selective Harmonic Elimination (SHE) method based on Bee algorithm is employed for generating gating signals. Simulations analysis is accomplished by MATLAB/SIMULINK To support the simulation results, experiment is conducted on a low power prototype.

[1]  Raghavendra Reddy Karasani,et al.  Cascaded Multi-level Inverter Topology Developed from a Modified H-bridge , 2017 .

[2]  Sameh Otri,et al.  Data clustering using the bees algorithm , 2007 .

[3]  Hiralal M. Suryawanshi,et al.  Multilevel Inverter to Reduce Common Mode Voltage in AC Motor Drives Using SPWM Technique , 2011 .

[4]  Baoming Ge,et al.  Medium-Voltage Multilevel Converters—State of the Art, Challenges, and Requirements in Industrial Applications , 2010, IEEE Transactions on Industrial Electronics.

[5]  Kinattingal Sundareswaran,et al.  Inverter Harmonic Elimination Through a Colony of Continuously Exploring Ants , 2007, IEEE Transactions on Industrial Electronics.

[6]  Bin Wu,et al.  Recent Advances and Industrial Applications of Multilevel Converters , 2010, IEEE Transactions on Industrial Electronics.

[7]  Saad Mekhilef,et al.  Three-phase hybrid multilevel inverter with less power electronic components using space vector modulation , 2014 .

[8]  Raghavendra Reddy Karasani,et al.  A Three-Phase Hybrid Cascaded Modular Multilevel Inverter for Renewable Energy Environment , 2017, IEEE Transactions on Power Electronics.

[9]  Saad Mekhilef,et al.  Digital Control of Three Phase Three-Stage Hybrid Multilevel Inverter , 2013, IEEE Transactions on Industrial Informatics.

[10]  Vijay B. Borghate,et al.  A Modified Switched-Diode Topology for Cascaded Multilevel Inverters , 2016 .

[11]  V. Borghate,et al.  Simplified space vector modulation technique for seven-level cascaded H-bridge inverter , 2014 .

[12]  Krishna Kumar Gupta,et al.  Multilevel Inverter Topologies With Reduced Device Count: A Review , 2016, IEEE Transactions on Power Electronics.

[13]  Madhuri A. Chaudhari,et al.  Simplified Space Vector Modulation Techniques for Multilevel Inverters , 2016, IEEE Transactions on Power Electronics.

[14]  Charles I. Odeh,et al.  Balancing Switching Losses in Three-phase, Five-level Pulse-width Modulation Switched Voltage Source Inverter Using Hybrid Modulation Techniques , 2014 .

[15]  Saad Mekhilef,et al.  Novel Vector Control Method for Three-Stage Hybrid Cascaded Multilevel Inverter , 2011, IEEE Transactions on Industrial Electronics.

[16]  Madhuri A. Chaudhari,et al.  Optimized Space Vector Pulse-width Modulation Technique for a Five-level Cascaded H-Bridge Inverter , 2014 .

[17]  R. Hoft,et al.  Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Inverters: Part II --- Voltage Control Techniques , 1974 .

[18]  Sidharth Sabyasachi,et al.  An asymmetrical multilevel inverter topology with reduced source count , 2016, 2016 IEEE Students' Conference on Electrical, Electronics and Computer Science (SCEECS).

[19]  Krishna Kumar Gupta,et al.  Comprehensive review of a recently proposed multilevel inverter , 2014 .

[20]  L.M. Tolbert,et al.  Harmonic optimization of multilevel converters using genetic algorithms , 2004, IEEE Power Electronics Letters.

[21]  Vijay B. Borghate,et al.  A Simplified Nearest Level Control (NLC) Voltage Balancing Method for Modular Multilevel Converter (MMC) , 2015, IEEE Transactions on Power Electronics.