Wafer Level System Integration: A
暂无分享，去创建一个
[1] C.A. Neugebauer,et al. Future trends in wafer scale integration , 1986, Proceedings of the IEEE.
[2] Antonio Cantoni,et al. Metastable Behavior in Digital Systems , 1987, IEEE Design & Test of Computers.
[3] L. D. Hutcheson,et al. Directions And Development In Optical Interconnect Technology , 1986, Photonics West - Lasers and Applications in Science and Engineering.
[4] Arnold L. Rosenberg,et al. The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.
[5] Frank Thomson Leighton,et al. Wafer-Scale Integration of Systolic Arrays , 1985, IEEE Trans. Computers.
[6] C. Huang,et al. Silicon-On-Silicon Packaging , 1984 .
[7] W. Kent Fuchs,et al. Efficient Spare Allocation for Reconfigurable Arrays , 1987 .
[8] Mariagiovanna Sami,et al. Fault Tolerance Techniques for Array Structures Used in Supercomputing , 1986, Computer.
[9] J. McDonald,et al. Integrated optical waveguides in polyimide for wafer scale integration , 1988 .
[10] Lawrence Snyder,et al. Introduction to the configurable, highly parallel computer , 1982, Computer.