A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs

Many field programmable gate array (FPGA)-based security primitives have been developed, e.g., physical unclonable functions (PUFs) and true random number generator (TRNG). To accurately evaluate the performance of a PUF or other security designs, data from a large number of devices are required. A slice is the smallest reconfigurable logic block in an FPGA. The maximum or minimum entropy, exploitable from each slice of an FPGA, is an important factor for the design of a single-bit disorder-based security primitive. Previous research has shown that the locations of slices can impact the quality of delay-based PUF designs implemented on FPGAs. To investigate the effect of the placement of each single-bit PUF cell free from the routing resource constraint between slices, single-bit ring oscillator (RO) and identity-based PUF design (PicoPUF) cells that can each be fully fitted into a single slice are evaluated. 217 Xilinx Artix-7 FPGAs has been employed to provide a large-scale comprehensive analysis for the two designs. This is the first time two different single slice based security entities have been investigated and compared on 28nm Xilinx FPGA. Experimental results, including uniqueness, uniformity, correlation, reliability, bit-aliasing and min-entropy, based on 4 different floorplan locations are presented. The experimental results demonstrate that the lower the correlation between devices, the higher the min-entropy and uniqueness for both designs on the FPGAs. While the implementation location of both designs on the FPGA affects their performances, the overall min-entropy, correlation and uniqueness of PicoPUF are slightly higher than those of RO. All other metrics, including uniformity, bit-aliasing and reliability of the PicoPUF are slightly lower than those of the RO. The raw data for the PicoPUF design is made publicly available to enable the research community to use them for benchmarking and/or validation.

[1]  James F. Plusquellic,et al.  Analysis of Entropy in a Hardware-Embedded Delay PUF , 2017, Cryptogr..

[2]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[3]  Patrick Schaumont,et al.  A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions , 2011, IACR Cryptol. ePrint Arch..

[4]  Stefan Katzenbeisser,et al.  PUFs: Myth, Fact or Busted? A Security Evaluation of Physically Unclonable Functions (PUFs) Cast in Silicon , 2012, CHES.

[5]  Maire O'Neill,et al.  A unique and robust single slice FPGA identification generator , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Máire O'Neill,et al.  A Theoretical Model to Link Uniqueness and Min-Entropy for PUF Evaluations , 2019, IEEE Transactions on Computers.

[7]  Tim Güneysu,et al.  A fair and comprehensive large-scale analysis of oscillation-based PUFs for FPGAs , 2017, 2017 27th International Conference on Field Programmable Logic and Applications (FPL).

[8]  Máire O'Neill,et al.  Ultra-compact and robust FPGA-based PUF identification generator , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  Srinivas Devadas,et al.  Recombination of Physical Unclonable Functions , 2010 .

[10]  Hidetoshi Onodera Variability: Modeling and Its Impact on Design , 2006, IEICE Trans. Electron..

[11]  An Braeken,et al.  Comparison of SRAM and FF PUF in 65nm Technology , 2011, NordSec.

[12]  Florian Wilde,et al.  Large scale RO PUF analysis over slice type, evaluation time and temperature on 28nm Xilinx FPGAs , 2018, 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[13]  Patrick Schaumont,et al.  A large scale characterization of RO-PUF , 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[14]  Claudia Eckert,et al.  Improving the quality of ring oscillator PUFs on FPGAs , 2010, WESS '10.

[15]  Abhranil Maiti,et al.  Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive , 2011, Journal of Cryptology.

[16]  Borivoje Nikolic,et al.  Measurements and Analysis of Process Variability in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[17]  Róbert Lórencz,et al.  A Design of Ring Oscillator Based PUF on FPGA , 2015, 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[18]  Nathalie Bochard,et al.  Enhancing security of ring oscillator-based trng implemented in FPGA , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[19]  Philip Heng Wai Leong,et al.  Compact FPGA-based true and pseudo random number generators , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[20]  Máire O'Neill,et al.  RO PUF design in FPGAs with new comparison strategies , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).