Toward Implementing Multichannels, Ring-Oscillator-Based, Vernier Time-to-Digital Converter in FPGAs: Key Design Points and Construction Method

For time-of-flight positron emission tomography detectors, time-to-digital converters (TDCs) are essential to resolve the coincidence time of the photon pairs. Recently, an efficient TDC structure called ring-oscillator-based (RO-based) Vernier TDC using carry chains was reported by our team. The method is very promising due to its low linearity error and low resource cost. However, the implementation complexity is rather high especially when moving to multichannels TDC designs, since this method calls for a manual intervention to the initial fitting results of the compilation software. In this paper, we elaborate the key points toward implementing high performance multichannels TDCs of this kind while keeping the least implementation complexity. Furthermore, we propose an efficient fine time interpolator construction method called the period difference recording which only needs at most 31 adjustment trials to obtain a targeted TDC resolution. To validate the techniques proposed in this paper, we built a 32-channels TDC on a Stratix III field programmable gate array chip and fully evaluated its performance. Code density tests show that the obtained resolution results lie in the range of (23–37 ps), the differential nonlinearity results lie in the range of [−0.4–0.4 least significant bit (LSB)] and the integral nonlinearity results lie in the range of (−0.7–0.7 LSB) for each of the 32 TDC channels. This paper greatly eases the designing difficulty of the carry chain RO-based TDCs and can significantly propel their development in practical use.

[1]  Jinyuan Wu,et al.  Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA) , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[2]  Jian Song,et al.  A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays , 2006, IEEE Transactions on Nuclear Science.

[3]  Jinyuan Wu,et al.  Several Key Issues on Implementing Delay Line Based TDCs Using FPGAs , 2009, IEEE Transactions on Nuclear Science.

[4]  D. Townsend,et al.  Impact of Time-of-Flight on PET Tumor Detection , 2009, Journal of Nuclear Medicine.

[5]  E. Charbon,et al.  A 19.6 ps, FPGA-Based TDC With Multiple Channels for Open Source Applications , 2013, IEEE Transactions on Nuclear Science.

[6]  Shubin Liu,et al.  The Design of a 16-Channel 15 ps TDC Implemented in a 65 nm FPGA , 2013, IEEE Transactions on Nuclear Science.

[7]  Xiangyu Li,et al.  A High-Linearity, Ring-Oscillator-Based, Vernier Time-to-Digital Converter Utilizing Carry Chains in FPGAs , 2017, IEEE Transactions on Nuclear Science.

[8]  Shubin Liu,et al.  The 10-ps Multitime Measurements Averaging TDC Implemented in an FPGA , 2011, IEEE Transactions on Nuclear Science.

[9]  Fa Foster Dai,et al.  A 12-bit vernier ring time-to-digital converter in 0.13μm CMOS technology , 2009, 2009 Symposium on VLSI Circuits.

[10]  Jinyuan Wu,et al.  Uneven bin width digitization and a timing calibration method using cascaded PLL , 2014, 2014 19th IEEE-NPSS Real Time Conference.

[11]  Jinyuan Wu,et al.  The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.

[12]  Jianmin Li,et al.  A 20-ps Time-to-Digital Converter (TDC) Implemented in Field-Programmable Gate Array (FPGA) with Automatic Temperature Correction , 2014, IEEE Transactions on Nuclear Science.

[13]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[14]  R. Szplet,et al.  An FPGA-Integrated Time-to-Digital Converter Based on Two-Stage Pulse Shrinking , 2010, IEEE Transactions on Instrumentation and Measurement.

[15]  Alberto Tosi,et al.  A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Shubin Liu,et al.  A 1.7 ps Equivalent Bin Size and 4.2 ps RMS FPGA TDC Based on Multichain Measurements Averaging Method , 2015, IEEE Transactions on Nuclear Science.

[17]  Jae Sung Lee,et al.  Dual-Phase Tapped-Delay-Line Time-to-Digital Converter With On-the-Fly Calibration Implemented in 40 nm FPGA , 2016, IEEE Transactions on Biomedical Circuits and Systems.

[18]  J. Kalisz,et al.  Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution , 1997 .

[19]  Yonggang Wang,et al.  A 3.9 ps Time-Interval RMS Precision Time-to-Digital Converter Using a Dual-Sampling Method in an UltraScale FPGA , 2016, IEEE Transactions on Nuclear Science.

[20]  Foster F. Dai,et al.  A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\mu{\hbox {m}}$ CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.