Lightweight Message Encoding of Power-Gating Controller for On-Time Wakeup of Gated Router in Network-on-Chip
暂无分享,去创建一个
[1] Chen Sun,et al. DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.
[2] Vijay Laxmi,et al. Late Breaking Results: Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).
[3] Pradip Bose,et al. Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[4] Ren Wang,et al. Energy-efficient interconnect via Router Parking , 2013, 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA).
[5] William J. Dally,et al. Design tradeoffs for tiled CMP on-chip networks , 2006, ICS '06.
[6] Shaahin Hessabi,et al. TooT: an efficient and scalable power-gating method for NoC routers , 2016, 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS).
[7] Niraj K. Jha,et al. GARNET: A detailed on-chip network model inside a full-system simulator , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.
[8] Peng Wang,et al. A novel approach to reduce packet latency increase caused by power gating in network-on-chip , 2017, 2017 Eleventh IEEE/ACM International Symposium on Networks-on-Chip (NOCS).
[9] Vijay Laxmi,et al. A Power Efficient Dual Link Mesh NoC Architecture to Support Nonuniform Traffic Arbitration at Routing Logic , 2016, 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID).
[10] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[11] Pradip Bose,et al. Dynamic power gating with quality guarantees , 2009, ISLPED.
[12] Massoud Pedram,et al. Power punch: Towards non-blocking power-gating of NoC routers , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).
[13] Massoud Pedram,et al. Simulation of NoC power-gating: Requirements, optimizations, and the Agate simulator , 2016, J. Parallel Distributed Comput..
[14] Reetuparna Das,et al. Power-aware NoCs through routing and topology reconfiguration , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).