暂无分享,去创建一个
Garvit Juniwal | Sanjit A. Seshia | Xiaoqing Jin | Jyotirmoy V. Deshmukh | Shromona Ghosh | Alexandre Donzé | S. Seshia | Xiaoqing Jin | Alexandre Donzé | S. Ghosh | Garvit Juniwal | Shromona Ghosh
[1] Dana Fisman,et al. Reasoning with Temporal Logic on Truncated Paths , 2003, CAV.
[2] Dejan Nickovic,et al. Monitoring Temporal Properties of Continuous Signals , 2004, FORMATS/FTRTFT.
[3] Daniel Lemire,et al. Streaming Maximum-Minimum Filter Using No More than Three Comparisons per Element , 2006, Nord. J. Comput..
[4] Dejan Nickovic,et al. AMT: A Property-Based Monitoring Tool for Analog Systems , 2007, FORMATS.
[5] George J. Pappas,et al. Robustness of temporal logic specifications for continuous-time signals , 2009, Theor. Comput. Sci..
[6] Oded Maler,et al. Robust Satisfaction of Temporal Logic over Real-Valued Signals , 2010, FORMATS.
[7] Alexandre Donzé,et al. Breach, A Toolbox for Verification and Parameter Synthesis of Hybrid Systems , 2010, CAV.
[8] Sriram Sankaranarayanan,et al. S-TaLiRo: A Tool for Temporal Logic Falsification for Hybrid Systems , 2011, TACAS.
[9] Sriram Sankaranarayanan,et al. Verification of automotive control applications using S-TaLiRo , 2012, 2012 American Control Conference (ACC).
[10] Thomas Ferrère,et al. Efficient Robust Monitoring for STL , 2013, CAV.
[11] Kenneth R. Butts,et al. Powertrain control verification benchmark , 2014, HSCC.
[12] Calin Belta,et al. Anomaly detection in cyber-physical systems: A formal methods approach , 2014, 53rd IEEE Conference on Decision and Control.
[13] Joël Ouaknine,et al. Online Monitoring of Metric Temporal Logic , 2014, RV.
[14] Houssam Abbas,et al. Benchmarks for Temporal Logic Requirements for Automotive Systems , 2014, ARCH@CPSWeek.
[15] Garvit Juniwal,et al. CPSGrader: Synthesizing temporal logic testers for auto-grading an embedded systems laboratory , 2014, 2014 International Conference on Embedded Software (EMSOFT).
[16] Georgios E. Fainekos,et al. On-Line Monitoring for Temporal Logic Robustness , 2014, RV.
[17] Calin Belta,et al. Temporal logic inference for classification and prediction from data , 2014, HSCC.
[18] Ezio Bartocci,et al. Data-Driven Statistical Learning of Temporal Logic Properties , 2014, FORMATS.
[19] Sanjit A. Seshia,et al. Mining Requirements From Closed-Loop Control Models , 2015, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] Ezio Bartocci,et al. System design of stochastic models using robustness of temporal properties , 2015, Theor. Comput. Sci..
[21] Dejan Nickovic,et al. From signal temporal logic to FPGA monitors , 2015, 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE).
[22] Alessandro Abate,et al. Proceedings of the 19th International Conference on Hybrid Systems: Computation and Control , 2016, HSCC.
[23] Dejan Nickovic,et al. Temporal Logic as Filtering , 2016, HSCC.
[24] Angelika Mueller. Formal Modeling And Analysis Of Timed Systems , 2016 .
[25] Garvit Juniwal,et al. Robust online monitoring of signal temporal logic , 2017, Formal Methods Syst. Des..