Instruction-level power consumption estimation of embedded processors for low-power applications
暂无分享,去创建一个
[1] Sharad Malik,et al. Power analysis and minimization techniques for embedded DSP software , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[2] Sharad Malik,et al. Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[3] S. Siskos,et al. Current conveyor based test structures for mixed-signal circuits , 1997 .
[4] Alkis A. Hatzopoulos,et al. A current conveyor based BIC sensor for current monitoring in mixed-signal circuits , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.
[5] Jeffry T. Russell,et al. Software power estimation and optimization for high performance, 32-bit embedded processors , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).
[6] Marise Bafleur,et al. Application of a CMOS current mode approach to on-chip current sensing in smart power circuits , 1995 .
[7] Sharad Malik,et al. Instruction level power analysis and optimization of software , 1996, Proceedings of 9th International Conference on VLSI Design.
[8] Farid N. Najm,et al. A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[9] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .