Generic design space exploration for reconfigurable architectures

We propose in this paper an original design space exploration method for reconfigurable architectures adapted to fine and coarse grain resources. The exploration flow deals with communication hierarchical distribution and processing resources use rate for the architecture under exploration. With this information, designer can explore the architectural design space to define a power-efficient architecture. Exploration results for image computing and cryptography applications are provided to demonstrate the efficiency of the method.

[1]  George Varghese,et al.  The design of a low energy FPGA , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[2]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[3]  Jean-Philippe Diguet,et al.  Design Trotter : Building and Selecting Architectures for Embedded Multimedia Applications , 2003 .

[4]  Jean Luc Philippe,et al.  Fast prototyping of reconfigurable architectures from a C program , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  Michel Robert,et al.  Metrics for reconfigurable architectures characterization: remanence and scalability , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[6]  Donald Yeung,et al.  Exploring optimal cost-performance designs for Raw microprocessors , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[7]  Jean-Luc Danger,et al.  Power Modelling in Field Programmable Gate Arrays (FPGA) , 1999, FPL.

[8]  Gerhard Tröster,et al.  High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs , 2000, FPL.

[9]  Ulrich Nageldinger,et al.  Coarse-grained reconfigurable architecture design space exploration , 2001 .

[10]  Jan M. Rabaey,et al.  Low-energy embedded FPGA structures , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[11]  Jean Luc Philippe,et al.  Communication Costs Driven Design Space Exploration for Reconfigurable Architectures , 2003, FPL.

[12]  Nick Tredennick,et al.  The Rise of Reconfigurable Systems , 2003, Engineering of Reconfigurable Systems and Algorithms.

[13]  Viktor K. Prasanna,et al.  Domain-Specific Modeling for Rapid System-Wide Energy Estimation of Reconfigurable Architectures , 2002 .

[14]  Jean Luc Philippe,et al.  Exploration de l'espace de conception des architectures reconfigurables , 2006, Tech. Sci. Informatiques.