Automatic dsp cache memory management and fast prototyping for multiprocessor image applications

Image and video processing applications represent a great challenge in terms of real-time embedded systems. Programmable multicomponent architectures can provide suitable target solutions combining flexibility and computation power. On-chip memory size limitation forces the use of external memory. Its relatively small bandwidth induces performance loss which can be limited by the use of an efficient data access scheme. Cache mechanism offers a good tradeoff between efficiency and programming complexity. However in a multicomponent context data consistency has to be ensured. The aim of our work is to develop a fast and automatic prototyping methodology dedicated to deterministic signal processing applications and their multicomponent implementations. This methodology directly generates distributed executives for various platforms from a high level application description. This paper presents the improvement provided by cache memory in the design process. Cache is automatically managed in multicomponent implementations, thus reducing development time. The improvement is illustrated by image processing applications.

[1]  C. Stiller,et al.  Estimating Motion in Image Sequences A tutorial on modeling and computation of 2 D motion , 2022 .

[2]  Mickaël Raulet,et al.  Fast Prototyping Methodology for Distributed and Heterogeneous Architectures: Application to Mpeg-4 Video Tools , 2004, Des. Autom. Embed. Syst..

[3]  Veljko M. Milutinovic,et al.  A survey of software solutions for maintenance of cache consistency in shared memory multiprocessors , 1993, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.

[4]  Yves Sorel,et al.  Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[5]  Mickaël Raulet,et al.  SynDEx executive kernels for fast developments of applications over heterogeneous architectures , 2005, 2005 13th European Signal Processing Conference.

[6]  Luca Benini,et al.  An integrated hardware/software approach for run-time scratchpad management , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  M. Raulet,et al.  Automatic coarse-grain partitioning and automatic code generation for heterogeneous architectures , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).

[8]  V. Milutinovic,et al.  A survey of hardware solutions for maintenance of cache coherence in shared memory multiprocessors , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.