A Fully Integrated Digital Hearing Aid Chip With Human Factors Considerations

A low-power digital hearing aid chip with consideration of the human external ear characteristics according to the each individual user is proposed and implemented. It adopts the pre fitting verification algorithm (PREVA) to obtain the fast and accurate gain fitting and verification in two steps, coarse and fine gain fittings. The ear canal modeling filter circuit (EMC) which models the human external ear into the distributed LC filter enables the coarse gain fitting based on the shape of the external ear of the patient. The fine fitting verification is performed by the external inputs from the hearing loss test results. To reduce the power consumption of the human factored hearing aid chip design, the multi-threshold preamplifier, the adaptive fitting digital signal processor (DSP) with the filter reuse technique and the gated successive approximation ADC are designed and embedded to the digital hearing aid chip. The dynamic range of the multi-threshold preamplifier exists from 0.45 V to 0.8 V and dissipates 32 muW from a single 0.9 V supply. The fabricated digital hearing aid chip achieves the peak SNR of 81 dB in the overall system with 4.2 muV of input-referred noise voltage. The fabricated chip occupies the core area of 3.12times1.20 mm2 in a 0.18 mum standard CMOS technology and consumes only 107 muW from a single 0.9 V supply.

[1]  Hoi-Jun Yoo,et al.  A 0.9V 2.6mW Body-Coupled Scalable PHY Transceiver for Body Sensor Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Hoi-Jun Yoo,et al.  An energy-efficient analog front-end circuit for a sub-1V digital hearing aid chip , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[3]  Reid R. Harrison,et al.  A low-power, low-noise CMOS amplifier for neural recording applications , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Hoi-Jun Yoo,et al.  A 0 . 9V 96-μ W Digital Hearing Aid Chip with Heterogeneous Σ − ∆ DAC , 2006 .

[5]  K Nakamura,et al.  New knowledge about the function of the human middle ear: development of an improved analog model. , 1994, The American journal of otology.

[6]  S. E. Voss,et al.  Measurement of acoustic impedance and reflectance in the human ear canal. , 1994, The Journal of the Acoustical Society of America.

[7]  R. R. Harrison,et al.  A low-power low-noise CMOS amplifier for neural recording applications , 2003, IEEE J. Solid State Circuits.

[8]  Kristofer S. J. Pister,et al.  An ultralow-energy ADC for Smart Dust , 2003, IEEE J. Solid State Circuits.

[9]  Daniel R. Raichel.  The science and applications of acoustics , 2000 .

[10]  Sunil Puria,et al.  Human middle-ear sound transfer function and cochlear input impedance , 2001, Hearing Research.

[11]  Hoi-Jun Yoo,et al.  An energy-efficient analog front-end circuit for a sub-1-V digital hearing aid chip , 2006 .

[12]  Dawna E. Lewis,et al.  Is functional gain really functional? , 2002 .

[13]  Q. Sun,et al.  Three-Dimensional Finite Element Modeling of Human Ear for Sound Transmission , 2004, Annals of Biomedical Engineering.

[14]  Hoi-Jun Yoo,et al.  A 2Mb/s Wideband Pulse Transceiver with Direct-Coupled Interface for Human Body Communications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.