Jitter and phase noise in ring oscillators

A companion analysis of clock jitter and phase noise of single-ended and differential ring oscillators is presented. The impulse sensitivity functions are used to derive expressions for the jitter and phase noise of ring oscillators. The effect of the number of stages, power dissipation, frequency of oscillation, and short-channel effects on the jitter and phase noise of ring oscillators is analyzed. Jitter and phase noise due to substrate and supply noise is discussed, and the effect of symmetry on the upconversion of 1/f noise is demonstrated. Several new design insights are given for low jitter/phase-noise design. Good agreement between theory and measurements is observed.

[1]  W.C. Hagmann.  Frequency synthesis by phase lock , 1982, Proceedings of the IEEE.

[2]  A.A. Abidi,et al.  High-frequency noise measurements on FET's with small dimensions , 1986, IEEE Transactions on Electron Devices.

[3]  E. L. Hudson,et al.  A variable delay line PLL for CPU-coprocessor synchronization , 1988 .

[4]  W. D. Llewellyn,et al.  A 33mb/s Data Synchronizing Phase-locked-loop Circuit , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[5]  B. Lai,et al.  A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  R. Croughwell,et al.  A 52MHz And 155MHz Clock-recovery PLL , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  K. W. Martin,et al.  A 6-GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors , 1992 .

[8]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz lock range for microprocessors , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  M. Negahban,et al.  A two-chip CMOS read channel for hard-disk drives , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[10]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[11]  John McNeill,et al.  Jitter in ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[12]  Beomsup Kim,et al.  Analysis of timing jitter in CMOS ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[13]  Hector Sanchez,et al.  4.2 A Wide-Bandwidth Low-Voltage PLL for PowerPCTM Microprocessors , 1994 .

[14]  T. Kwasniewski,et al.  Inductorless oscillator design for personal communications devices-a 1.2 /spl mu/m CMOS process case study , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[15]  G. Gerosa,et al.  A wide-bandwidth low-voltage PLL for PowerPC microprocessors , 1995 .

[16]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[17]  B. Razavi.  PLL Design for a 500 MB/s Interface , 1996 .

[18]  Chih-Kong Ken Yang,et al.  A 0.4-/spl mu/m CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[19]  Ali Hajimiri,et al.  Phase noise in multi-gigahertz CMOS ring oscillators , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[20]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[21]  T. Lee,et al.  A 0.4-/spl mu/m CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter , 1999 .

[22]  A. Hajimiri,et al.  The Design of Low Noise Oscillators , 1999 .