Speed optimized large area avalanche photodetector in standard CMOS technology for visible light communication

This paper presents a speed-optimized large area avalanche photodetector (APD) in standard CMOS technology for visible light communication applications (VLC). Recent research efforts have reported high speed CMOS APDs with low breakdown voltage for considerably small photodiode sizes, which limits the APD usage in low cost optical receivers for VLC. The speed of a large-area APD dramatically decreases due to increased transit time of diffusive carriers in charge neutral regions. The proposed technique divides the active area into multiple sub-sections to decrease transit time and increase speed. A prototype 350×350 μm2 APD is fabricated in 0.13-μm CMOS technology. The photodetector achieves a maximum gain of 7.6 K at 11 V reverse bias, showing excellent agreement with simulation results as calculated using the nonlocal impact ionization model based on recursive dead-space multiplication theory (DSMT). 2-D device level simulations validate the speed enhancement by comparing the small signal simulation results of three P+/N-well photodiodes with the same area detector composed of different number of sub-sections.

[1]  Majeed M. Hayat,et al.  Low breakdown voltage CMOS compatible p-n junction avalanche photodiode , 2014, 2014 IEEE Photonics Conference.

[2]  J A Richardson,et al.  Scaleable Single-Photon Avalanche Diode Structures in Nanometer CMOS Technology , 2011, IEEE Transactions on Electron Devices.

[3]  S. Sze,et al.  Physics of Semiconductor Devices: Sze/Physics , 2006 .

[4]  Bahaa E. A. Saleh,et al.  Effect of dead space on gain and noise in Si and GaAs avalanche photodiodes , 1992 .

[5]  Woo-Young Choi,et al.  Area-Dependent Photodetection Frequency Response Characterization of Silicon Avalanche Photodetectors Fabricated With Standard CMOS Technology , 2013, IEEE Transactions on Electron Devices.

[6]  M. Teich,et al.  Fundamentals of Photonics , 1991 .

[7]  Bahaa E. A. Saleh,et al.  Effect of dead space on gain and noise double-carrier-multiplication avalanche photodiodes , 1992, Optical Society of America Annual Meeting.

[8]  Sagar Ray,et al.  High speed photodiodes in standard nanometer scale CMOS technology: a comparative study. , 2012, Optics express.

[9]  A. Polzer,et al.  Avalanche Double Photodiode in 40-nm Standard CMOS Technology , 2013, IEEE Journal of Quantum Electronics.

[10]  Edward Fisher,et al.  A Reconfigurable Single-Photon-Counting Integrating Receiver for Optical Communications , 2013, IEEE Journal of Solid-State Circuits.

[11]  P. Zarkesh-Ha,et al.  Design, modeling and fabrication of a CMOS compatible p-n junction avalanche photodiode , 2013, 2013 IEEE Photonics Conference.

[12]  B. Culshaw,et al.  Fundamentals of Photonics , 2012 .

[13]  Kenneth W. Martin,et al.  A High-Speed Fully-Integrated POF Receiver With Large-Area Photo Detectors in 65 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[14]  Bahaa E. A. Saleh,et al.  Dead-space-based theory correctly predicts excess noise factor for thin GaAs and AlGaAs avalanche photodiodes , 2000 .