Effects of abnormal cell-to-cell interference on p-type floating gate and control gate NAND flash memory

Abnormal cell-to-cell interference occurring in NAND flash memory has been investigated. In the case of extremely downscaled NAND flash memory, cell-to-cell interference increases abnormally. The abnormal cell-to-cell interference has been observed in a p-type floating gate (FG)/control gate (CG) cells for the first time. It has been found that the depletion region variation leads to the abnormal cell-to-cell interference. The depletion region variation of FG and CG is determined by state of neighbor cells. The depletion region variation affects CG-to-FG coupling capacitance and threshold voltage variation (ΔVT). Finally, it is observed that there is a symmetrical relationship between n- and p-type FG/CG NAND flash memory in terms of cell-to-cell interference.

[1]  Kinam Kim,et al.  Multi-Level NAND Flash Memory with 63 nm-Node TANOS (Si-Oxide-SiN-Al2O3-TaN) Cell Structure , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[2]  Rich Liu,et al.  A Study of Stored Charge Interference and Fringing Field Effects in Sub-30nm Charge-Trapping NAND Flash , 2009, 2009 IEEE International Memory Workshop.

[3]  Byungseok Lee,et al.  A middle-1X nm NAND flash memory cell (M1X-NAND) with highly manufacturable integration technologies , 2011, 2011 International Electron Devices Meeting.

[4]  Chenming Hu,et al.  Bias polarity dependent effects of P+floating gate EEPROMs , 2004, IEEE Transactions on Electron Devices.

[5]  Christos Tsamis,et al.  Simulation of Semiconductor Processes and Devices 2001 , 2012 .

[6]  Sang-Goo Jung,et al.  Flash Memory Device with `I' Shape Floating Gate for Sub-70 nm NAND Flash Memory , 2006 .

[7]  Yohwan Koh,et al.  NAND Flash Scaling Beyond 20nm , 2009, 2009 IEEE International Memory Workshop.

[8]  Haitao Liu,et al.  3D Simulation Study of Cell-Cell Interference in Advanced NAND Flash Memory , 2009, 2009 IEEE Workshop on Microelectronics and Electron Devices.

[9]  M.S. Liang,et al.  A novel high performance and reliability p-type floating gate n-channel flash EEPROM , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[10]  Gang Qian,et al.  Systems and Applications , 2009 .

[11]  Andrea L. Lacaita,et al.  Variability effects on the VT distribution of nanoscale NAND Flash memories , 2010, 2010 IEEE International Reliability Physics Symposium.

[12]  Ming-Fu Li,et al.  P-Type Floating Gate for Retention and P/E Window Improvement of Flash Memory Devices , 2007, IEEE Transactions on Electron Devices.

[13]  Tong Zhang,et al.  Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Wim Dehaene,et al.  Cross-cell interference variability aware model of fully planar NAND Flash memory including line edge roughness , 2011, Microelectron. Reliab..

[15]  Kinam Kim,et al.  Memory Technologies for sub-40nm Node , 2007, 2007 IEEE International Electron Devices Meeting.

[16]  Kinam Kim,et al.  The future prospect of nonvolatile memory , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[17]  Yo-Hwan Koh,et al.  A 32-Gb MLC NAND Flash Memory With Vth Endurance Enhancing Schemes in 32 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[18]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[19]  Yeong-Taek Lee,et al.  A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories , 2008, IEEE Journal of Solid-State Circuits.

[20]  Krishna Parat,et al.  25nm 64Gb MLC NAND technology and scaling challenges invited paper , 2010, 2010 International Electron Devices Meeting.

[21]  Keon-Soo Kim,et al.  Direct Field Effect of Neighboring Cell Transistor on Cell-to-Cell Interference of nand Flash Cell Arrays , 2009 .

[22]  Luca Bortesi,et al.  3D Simulation study of gate coupling and gate cross-interference in advanced floating gate non-volatile memories , 2005 .