A 90 nm-CMOS, 500 Mbps, 3–5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization

A fully-integrated, 3-5 GHz Impulse-Radio UWB transceiver with on-chip flash ADC is designed in 90 nm-CMOS. A new scheme for receiver phase acquisition is proposed that uses pulse injection-locking to synchronize the receive clock with the transmitted data, eliminating the need for clock/data recovery (CDR), requiring only static receiver phase alignment with the transmitted pulses at startup. Transmitter pre-emphasis equalization is utilized to mitigate the effect of multipath on bit-error rate (BER). Occupying 2 mm2 die area, the transceiver achieves a data rate of 500 Mbps, energy efficiency of 0.18 nj/b at 500 Mbps, and a RX raw BER of <; 10-3 across a distance of 10 cm at 125 Mbps. In a real multipath environment, BER improves by 2.35× after equalization of the first multipath reflection.

[1]  Huaping Liu,et al.  Transmitter equalization for multipath interference cancellation in impulse radio ultra-wideband(IR-UWB) transceivers , 2009, 2009 International Symposium on VLSI Design, Automation and Test.

[2]  Rahul Khanna,et al.  A 90nm-CMOS, 500Mbps, fully-integrated IR-UWB transceiver using pulse injection-locking for receiver phase synchronization , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Georges G. E. Gielen,et al.  A 70 pJ/Pulse Analog Front-End in 130 nm CMOS for UWB Impulse Radio Receivers , 2009, IEEE Journal of Solid-State Circuits.

[4]  Zhiming Chen,et al.  A 2Gbps RF-correlation-based impulse-radio UWB transceiver front-end in 130nm CMOS , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Byunghoo Jung,et al.  A fully integrated 802.15.4a IR-UWB Transceiver in 0.13µm CMOS with digital RRC synthesis , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  S. Gowda,et al.  A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[7]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  A. Chandrakasan,et al.  An All-digital UWB Transmitter in 90-nm CMOS , 2007 .

[9]  R. Adler.  A Study of Locking Phenomena in Oscillators , 1946, Proceedings of the IRE.

[10]  Laurent Ouvry,et al.  A 1.1nJ/b 802.15.4a-compliant fully integrated UWB transceiver in 0.13µm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  B. P. Lathi,et al.  Modern Digital and Analog Communication Systems , 1983 .

[12]  Zhihua Wang,et al.  A self-healing 2.4GHz LNA with on-chip S11/S21 measurement/calibration for in-situ PVT compensation , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[13]  Jri Lee,et al.  Study of Subharmonically Injection-Locked PLLs , 2009, IEEE Journal of Solid-State Circuits.

[14]  Anantha Chandrakasan,et al.  A 2.5nJ/b 0.65V 3-to-5GHz Subbanded UWB Receiver in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  Yuanjin Zheng,et al.  A novel wireless interconnect technology using impulse radio for interchip communications , 2006 .

[16]  David D. Wentzloff,et al.  Pulse-based ultra-wideband transmitters for digital communication , 2007 .

[17]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.

[18]  A.P. Chandrakasan,et al.  A 2.5 nJ/bit 0.65 V Pulsed UWB Receiver in 90 nm CMOS , 2007, IEEE Journal of Solid-State Circuits.

[19]  Jri Lee,et al.  Subharmonically injection-locked PLLs for ultra-low-noise clock generation , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[20]  Marco Crepaldi,et al.  An Ultra-Low-Power interference-robust IR-UWB transceiver chipset using self-synchronizing OOK modulation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[21]  Tao Jiang,et al.  A 0.6mW/Gbps, 6.4–8.0Gbps serial link receiver using local injection-locked ring oscillators in 90nm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[22]  Marian Verhelst,et al.  A reconfigurable, 0.13µm CMOS 110pJ/pulse, fully integrated IR-UWB receiver for communication and sub-cm ranging , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[23]  I.D. O'Donnell,et al.  A 2.3mW Baseband Impulse-UWB Transceiver Front-End in CMOS , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[24]  Lei Guo,et al.  Short-Range, Wireless Interconnect within a Computing Chassis: Design Challenges , 2010, IEEE Design & Test of Computers.

[25]  M.-J.E. Lee,et al.  A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[26]  David D. Wentzloff,et al.  A 47pJ/pulse 3.1-to-5GHz All-Digital UWB Transmitter in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[27]  Xin Liu,et al.  A 0.92/5.3nJ/b UWB impulse radio SoC for communication and localization , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).