Exploring the design space of power-aware opto-electronic networked systems

As microprocessors become increasingly interconnected, the power consumed by the interconnection network can no longer be ignored. Moreover, with demand for link bandwidth increasing, optical links are replacing electrical links in inter-chassis and inter-board environments. As a result, the power dissipation of optical links is becoming as critical as their speed. In this paper, we first explore options for building high speed optoelectronic links and discuss the power characteristics of different link components. Then, we propose circuit and network mechanisms that can realize power-aware optical links -links whose power consumption can be tuned dynamically in response to changes in network traffic. Finally, we incorporate power control policies along with the power characterization of link circuitry into a detailed network simulator to evaluate the performance cost and power savings of building power aware optoelectronic networked systems. Simulation results show that more than 75% savings in power consumption can be achieved with the proposed power aware optoelectronic network.

[1]  Dhabaleswar K. Panda,et al.  Impact of adaptivity on the behavior of networks of workstations under bursty traffic , 1998, Proceedings. 1998 International Conference on Parallel Processing (Cat. No.98EX205).

[2]  Li-Shiuan Peh,et al.  Design-space exploration of power-aware on/off interconnection networks , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[3]  Alyssa B. Apsel,et al.  Analysis of short distance optoelectronic link architectures , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Li Shang,et al.  Dynamic voltage scaling with links for power optimization of interconnection networks , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..

[5]  M.A. Horowitz,et al.  A variable-frequency parallel I/O interface with adaptive power-supply regulation , 2000, IEEE Journal of Solid-State Circuits.

[6]  Desmond P. Taylor,et al.  On the SelfSimilar Nature of Ethernet Traffic (Extended Version) , 2007 .

[7]  Giovanni De Micheli,et al.  An adaptive low-power transmission scheme for on-chip networks , 2002, 15th International Symposium on System Synthesis, 2002..

[8]  Walter Willinger,et al.  On the self-similar nature of Ethernet traffic , 1993, SIGCOMM '93.

[9]  Mahmut T. Kandemir,et al.  Energy optimization techniques in cluster interconnects , 2003, ISLPED '03.

[10]  Shigehisa Tanaka,et al.  Performance of strained InGaAs/InAlAs multiple-quantum-well electroabsorption modulators , 1996 .

[11]  Jaeha Kim,et al.  Adaptive supply serial links with sub-1 V operation and per-pin clock recovery , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  Anoop Gupta,et al.  The Stanford Dash multiprocessor , 1992, Computer.

[13]  Mazin S. Yousif,et al.  Energy optimization techniques in cluster interconnects , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..

[14]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[15]  Matthias Blume,et al.  Transimpedance receiver design optimization for smart pixel arrays , 1998 .

[16]  Paul R. Prucnal,et al.  Optical transmitter for fiber-optic interconnects , 1991 .

[17]  Nick McKeown,et al.  Scaling internet routers using optics , 2003, SIGCOMM '03.

[18]  D.A.B. Miller,et al.  Rationale and challenges for optical interconnects to electronic chips , 2000, Proceedings of the IEEE.

[19]  Chi Fan,et al.  Power minimization and technology comparisons for digital free-space optoelectronic interconnections , 1999 .

[20]  Deog-Kyoon Jeong,et al.  A 2.5-10Gb/s CMOS transceiver with alternating edge sampling phase detection for loop characteristic stabilization , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[21]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[22]  D. C. Hanna,et al.  Actively Mode-Locked Fiber Lasers , 1990, Other Conferences.

[23]  C. Lauer,et al.  High-speed modulation up to 10 Gbit/s with 1.55 /spl mu/m wavelength InGaAlAs VCSELs , 2002 .

[24]  GuptaAnoop,et al.  The SPLASH-2 programs , 1995 .