A concurrent dual-band 2.4/5.2 GHz low-noise amplifier using gain enhanced techniques

This paper presents the design and experimental results of a concurrent dual-band 2.4/5.2GHz low-noise amplifier. To achieve the concurrent gain and impedance matching at the both bands, input and output matching using two poles matching and LC resonant network are implementation, respectively. In low-noise amplifier using gain enhanced technique in order to improve gain since LC resonant matching network limit gain. The LNA is has been fabricated in a 0.18-um CMOS process and employs a supply voltage of 1 V. The measured power gain and noise figure for 2.4GHz (5.2GHz) is 12.9dB (8.9dB) and 3.7dB (3.7dB), respectively. The linearity parameters of IP1dB and IIP3 are -14dBm and -4dBm at 2.4GHz, and -11dBm and -1dBm at 5.2GHz, respectively. The power consumption is 7.6mW.

[1]  Hossein Hashemi,et al.  Concurrent multiband low-noise amplifiers-theory, design, and applications , 2002 .

[2]  H. Hashemi,et al.  Concurrent dual-band CMOS low noise amplifiers and receiver architectures , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[3]  Nathan M. Neihart,et al.  A Dual-Band 2.45/6 GHz CMOS LNA Utilizing a Dual-Resonant Transformer-Based Matching Network , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Bumman Kim,et al.  A Sub-2 dB NF Dual-Band CMOS LNA for CDMA/WCDMA Applications , 2008, IEEE Microwave and Wireless Components Letters.

[5]  Chul Soon Park,et al.  Dual-band LNA for 2.4/5.2GHz applications , 2006, 2006 Asia-Pacific Microwave Conference.

[6]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[7]  E. Kargaran,et al.  Design of low-voltage low-power Dual-Band LNA with using DS method to improve linearity , 2012, 20th Iranian Conference on Electrical Engineering (ICEE2012).

[8]  Sungkyung Park,et al.  Design of a 1.8 GHz low-noise amplifier for RF front-end in a 0.8 μm CMOS technology , 2001, IEEE Trans. Consumer Electron..

[9]  Franziska Hoffmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[10]  Jorge R. Fernandes,et al.  Techniques for Dual-Band LNA Design using Cascode Switching and Inductor Magnetic Coupling , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[11]  Mourad N. El-Gamal,et al.  Dual-band sub-1 V CMOS LNA for 802.11a/b WLAN applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[12]  Liang-Hung Lu,et al.  A compact 2.4/5.2-GHz CMOS dual-band low-noise amplifier , 2005 .

[13]  Guo-Wei Huang,et al.  Reconfigurable SiGe Low-Noise Amplifiers With Variable Miller Capacitance , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Ehsan Kargaran,et al.  Design of a novel dual-band concurrent CMOS LNA with current reuse topology , 2010, 2010 International Conference on Networking and Information Technology.

[15]  D.J. Allstot,et al.  Design considerations for CMOS low-noise amplifiers , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.