Analytical models for the electric potential, threshold voltage and drain current of long-channel junctionless double-gate transistors

Analytical models for the electric potential, threshold voltage and drain current of long-channel junctionless (JL) double-gate (DG) field-effect transistors (FET) are presented. A regional method is used to solve the Poisson equation under different gate biases, and the electric potential is obtained. With the potential model, an analytical expression for the threshold voltage is achieved. An expression for the drain current is derived from the potential model. The analytical results are compared with simulations, and excellent agreements are observed. The models accurately describe the characteristics of JLDG FETs, and they are very helpful for the design and optimization of devices.

[1]  Minghua Tang,et al.  Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs , 2012, IEEE Transactions on Electron Devices.

[2]  Rongyan Chuai,et al.  Modelling of the nanoscale channel length effect on the subthreshold characteristics of junctionless field-effect transistors with a symmetric double-gate structure , 2012 .

[3]  Te-Kuang Chiang,et al.  A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs , 2012, IEEE Transactions on Electron Devices.

[4]  Sung-Jin Choi,et al.  A Compact Model of Quantum Electron Density at the Subthreshold Region for Double-Gate Junctionless Transistors , 2012, IEEE Transactions on Electron Devices.

[5]  Horng-Chih Lin,et al.  Analytical Model of Subthreshold Current and Threshold Voltage for Fully Depleted Double-Gated Junctionless Transistor , 2012 .

[6]  A. Gnudi,et al.  Theory of the Junctionless Nanowire FET , 2011, IEEE Transactions on Electron Devices.

[7]  Sung-Jin Choi,et al.  Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors , 2011, IEEE Electron Device Letters.

[8]  Jean-Pierre Colinge,et al.  Simulation of junctionless Si nanowire transistors with 3 nm gate length , 2010 .

[9]  Jean-Pierre Colinge,et al.  Simulations of gated Si nanowires and 3-nm junctionless transistors , 2010, 1003.4631.

[10]  Chi-Woo Lee,et al.  Low subthreshold slope in junctionless multigate transistors , 2010 .

[11]  Adrian M Ionescu,et al.  Nanowire transistors made easy. , 2010, Nature nanotechnology.

[12]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[13]  Chi-Woo Lee,et al.  Reduced electric field in junctionless transistors , 2010 .

[14]  Jean-Pierre Colinge,et al.  Performance estimation of junctionless multigate transistors , 2010 .

[15]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[16]  T. Tang,et al.  Analytic Investigation on the Threshold Voltage of Fully-Depleted Surrounding-Gate Metal-Oxide-Semiconductor Field-Effect Transistors , 2008 .

[17]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[18]  Jung-Hee Lee,et al.  A unified analytical continuous current model applicable to accumulation mode (junctionless) and inversion mode MOSFETs with symmetric and asymmetric double-gate structures , 2013 .