The smaller the noisier? Low frequency noise diagnostics of advanced semiconductor devices

Low frequency noise diagnostics is a powerful tool to study the quality of gate stacks and the different interfaces and also gives detailed information on the device performance and reliability. The influence of new materials, different processing treatments and alternative device concepts on the low frequency noise performance will be reviewed for a variety of advanced device technologies including aspects such as strain engineering, heteroexpitaxial growth, gate-first and gate-last or replacement metal gate integration schemes etc. Results for both planar and 3D structures (FinFETs, TFETs) will be reported and benchmarked with the LF noise specifications of the International Technology Roadmap for Semiconductors (ITRS).

[1]  Gérard Ghibaudo,et al.  Electrical noise and RTS fluctuations in advanced CMOS devices , 2002, Microelectron. Reliab..

[2]  E. Simoen,et al.  Low frequency noise spectroscopy in rotated UTBOX nMOSFETs , 2015, 2015 International Conference on Noise and Fluctuations (ICNF).

[3]  R. Ritzenthaler,et al.  1/f noise analysis of replacement metal gate bulk p-type fin field effect transistor , 2013 .

[4]  N. Collaert,et al.  DC and low frequency noise performances of SOI p-FinFETs at very low temperature , 2013 .

[5]  Tobin J Marks,et al.  Low-frequency electronic noise in single-layer MoS2 transistors. , 2013, Nano letters.

[6]  E. Simoen,et al.  Performances under saturation operation of p-channel FinFETs on SOI substrates at cryogenic temperature , 2014, 2014 International Semiconductor Conference (CAS).

[7]  E. Simoen,et al.  Low frequency noise characterization of advanced and end of the roadmap devices , 2014, 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[8]  X. Garros,et al.  FDSOI devices with thin BOX and ground plane integration for 32nm node and below , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[9]  Eddy Simoen,et al.  Low-frequency noise assessment in advanced UTBOX SOI nMOSFETs with different gate dielectrics , 2014 .

[10]  E. Simoen,et al.  In depth static and low-frequency noise characterization of n-channel FinFETs on SOI substrates at cryogenic temperature , 2014 .

[11]  A. Afzalian,et al.  Ge n-channel FinFET with optimized gate stack and contacts , 2014, 2014 IEEE International Electron Devices Meeting.

[12]  Geert Hellings,et al.  Invited) Status and Trends in Ge CMOS Technology , 2013 .

[13]  Geert Hellings,et al.  Challenges and opportunities in advanced Ge pMOSFETs , 2012 .

[14]  N. Horiguchi,et al.  Low frequency noise performance of gate-first and replacement metal gate CMOS technologies , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.

[15]  Jong-Ho Lee,et al.  Low frequency noise characteristics in multilayer WSe2 field effect transistor , 2015 .

[16]  Eddy Simoen,et al.  Border Traps in InGaAs nMOSFETs Assessed by Low-Frequency Noise , 2014, IEEE Electron Device Letters.

[17]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[18]  Cor Claeys,et al.  On the Variability of the Low-Frequency Noise in UTBOX SOI nMOSFETs , 2012 .

[19]  赵超,et al.  Distinction between silicon and oxide traps using single-trap spectroscopy , 2015 .

[20]  E. Simoen,et al.  Low-frequency noise investigation of n-channel 3D devices , 2015 .

[21]  E. Simoen,et al.  Low-frequency noise of advanced memory devices , 2015, 2015 International Conference on Noise and Fluctuations (ICNF).

[22]  E. Simoen,et al.  Gate-all-around NWFETs vs. triple-gate FinFETs: Junctionless vs. extensionless and conventional junction devices with controlled EWF modulation for multi-VT CMOS , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[23]  Cor Claeys,et al.  Assessment of the Impact of Inelastic Tunneling on the Frequency-Depth Conversion from Low-Frequency Noise Spectra , 2014, IEEE Transactions on Electron Devices.

[24]  Niamh Waldron,et al.  InGaAs Gate-All-Around Nanowire Devices on 300mm Si Substrates , 2014, IEEE Electron Device Letters.

[25]  H. Mertens,et al.  First demonstration of 15nm-WFIN inversion-mode relaxed-Germanium n-FinFETs with Si-cap free RMG and NiSiGe Source/Drain , 2014, 2014 IEEE International Electron Devices Meeting.

[26]  Cor Claeys,et al.  Border Traps in Ge/III–V Channel Devices: Analysis and Reliability Aspects , 2013, IEEE Transactions on Device and Materials Reliability.

[27]  E. Simoen,et al.  On the Variability of the Front-/Back-Channel LF Noise in UTBOX SOI nMOSFETs , 2013, IEEE Transactions on Electron Devices.

[28]  Potential and limitations of UTBB SOI for advanced CMOS technologies , 2013, 28th Symposium on Microelectronics Technology and Devices (SBMicro 2013).

[29]  Anabela Veloso,et al.  On the correlation between the retention time of FBRAM and the low-frequency noise of UTBOX SOI nMOSFETs , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[30]  M. Aoulaiche,et al.  Random telegraph noise: the key to single defect studies in nano-devices , 2016 .

[31]  Cor Claeys,et al.  Trends and Challenges in Si and Hetero-Junction Tunnel Field Effect Transistors , 2011 .

[32]  M. S. Shur,et al.  Low-Frequency 1/f Noise in Molybdenum Disulfide Transistors , 2013, 1312.6868.

[33]  M. Aoulaiche,et al.  Towards single-trap spectroscopy: generation-recombination noise in UTBOX SOI nMOSFETs , 2015 .

[34]  W. Yeh,et al.  Reliability Improvement of 28-nm High-$k$ /Metal Gate-Last MOSFET Using Appropriate Oxygen Annealing , 2012, IEEE Electron Device Letters.

[35]  Jerome Mitard,et al.  Low-frequency noise assessment of the silicon passivation of Ge pMOSFETs , 2010 .

[36]  Cor Claeys,et al.  Impact of Pre- and Post-Growth Treatment on the Low-Frequency Noise of InGaAs nMOSFETs , 2014 .

[37]  Eddy Simoen,et al.  On the origin of the 1∕f noise in shallow germanium p+-n junctions , 2007 .

[38]  E. Simoen,et al.  Low-Frequency-Noise Investigation of n-Channel Bulk FinFETs Developed for One-Transistor Memory Cells , 2012, IEEE Transactions on Electron Devices.

[39]  C. Auth,et al.  45nm High-k + metal gate strain-enhanced transistors , 2008, 2008 Symposium on VLSI Technology.

[40]  M. Takenaka,et al.  Advanced non-Si channel CMOS technologies on Si platform , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[41]  E. Simoen,et al.  Low-Frequency Noise Assessment of the Oxide Quality of Gate-Last High- $k$ pMOSFETs , 2012, IEEE Electron Device Letters.

[42]  A. Hikavyy,et al.  Ge-Source Vertical Tunnel FETs Using a Novel Replacement-Source Integration Scheme , 2014, IEEE Transactions on Electron Devices.

[43]  Cor Claeys,et al.  Advanced semiconductor devices for future CMOS technologies , 2015 .

[44]  G. Bersuker,et al.  Device and reliability improvement of HfSiON+LaOx/metal gate stacks for 22nm node application , 2008, 2008 IEEE International Electron Devices Meeting.

[45]  Cor Claeys,et al.  Distinction between silicon and oxide traps using single-trap spectroscopy , 2015 .

[46]  E. Simoen,et al.  Low-frequency noise of n-type triple gate FinFETs fabricated on standard and 45° rotated substrates , 2013 .

[47]  L. Witters,et al.  8Å Tinv gate-first dual channel technology achieving low-Vt high performance CMOS , 2010, 2010 Symposium on VLSI Technology.

[48]  H. Bender,et al.  Gate-last vs. gate-first technology for aggressively scaled EOT logic/RF CMOS , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[49]  Michael S. Shur,et al.  Low-frequency 1 / f noise in MoS 2 transistors : Relative contributions of the channel and contacts , 2014 .

[50]  M. Jurczak,et al.  Noise analysis in advanced memory devices , 2015, 2015 China Semiconductor Technology International Conference.