Delay Fault Testing: Choosing Between Random SIC and Random MIC Test Sequences

The combination of higher quality requirements and sensitivity of high performance circuits to delay defects has led to an increasing emphasis on delay testing of VLSI circuits. In this context, it has been proven that Single Input Change (SIC) test sequences are more effective than classical Multiple Input Change (MIC) test sequences when a high robust delay fault coverage is targeted. In this paper, we show that random SIC (RSIC) test sequences achieve a higher fault coverage than random MIC (RMIC) test sequences when both robust and non-robust tests are under consideration. Experimental results given in this paper are based on a software generation of RSIC test sequences that can be easily generated in this case. For a built-in self-test (BIST) purpose, hardware generated RSIC sequences have to be used. This kind of generation will be shortly discussed at the end of the paper.

[1]  Andrzej J. Strojwas,et al.  Diagnosis of parametric path delay faults , 1996, Proceedings of 9th International Conference on VLSI Design.

[2]  Kwang-Ting Cheng,et al.  Delay testing for non-robust untestable circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[4]  Hsi Ching Shih,et al.  TESTING OF MOS VLSI CIRCUITS. , 1985 .

[5]  Arnaud Virazel,et al.  On hardware generation of random single input change test sequences , 2001, IEEE European Test Workshop, 2001..

[6]  Mireille Jacomino,et al.  An algebraic method for delay fault testing , 1996, Proceedings of 14th VLSI Test Symposium.

[7]  Yervant Zorian.  Testing the monster chip , 1999 .

[8]  Vishwani D. Xgratval.  Tutorial: Delay Fault Models and Coverage , 1997 .

[9]  Sandeep K. Gupta,et al.  Weighted random robust path delay testing of synthesized multilevel circuits , 1994, Proceedings of IEEE VLSI Test Symposium.

[10]  Patrick Girard,et al.  An optimized BIST test pattern generator for delay testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[11]  S. Koeppe,et al.  Modeling and Simulation of Delay Faults in CMOS Logic Circuits , 1986, International Test Conference.

[12]  Arnaud Virazel,et al.  Comparison between random and pseudo-random generation for BIST of delay, stuck-at and bridging faults , 2000, Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646).

[13]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[14]  Charles R. Kime,et al.  Pseudo-Exhaustive Adjacency Testing: A BIST Approach for Stuck-Open Faults , 1985, International Test Conference.

[15]  Sudhakar M. Reddy,et al.  On Multiple Path Propagating Tests for Path Delay Faults , 1991, 1991, Proceedings. International Test Conference.

[16]  M. Ray Mercer,et al.  A Deterministic Approach to Adjacency Testing for Delay Faults , 1989, 26th ACM/IEEE Design Automation Conference.

[17]  Robert K. Brayton,et al.  Delay fault coverage, test set size, and performance trade-offs , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  René David.  Random Testing of Digital Circuits: Theory and Applications , 1998 .

[19]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).