Reduction of Power in Sram Cell with Gated VDD Methodology