A SMART CAMERA PROCESSING PIPELINE FOR IMAGE APPLICATIONS UTILIZING MARCHING PIXELS

Image processing in machine vision is a challenging task because often real-time requirements have to be met in these systems. To accelerate the processing tasks in machine vision and to reduce data transfer latencies, new architectures for embedded systems in intelligent cameras are required. Furthermore, innovative processing approaches are necessary to realize these architectures efficiently. Marching Pixels are such a processing scheme, based on Organic Computing principles, and can be applied for example to determine object centroids in binary or gray-scale images. In this paper, we present a processing pipeline for smart camera systems utilizing such Marching Pixel algorithms. It consists of a buffering template for image pre-processing tasks in a FPGA to enhance captured images and an ASIC for the efficient realization of Marching Pixel approaches. The ASIC achieves a speedup of eight for the realization of Marching Pixel algorithms, compared to a common medium performance DSP platform.

[1]  Hui Zhang,et al.  A Multiwindow Partial Buffering Scheme for FPGA-Based 2-D Convolvers , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Masatoshi Ishikawa,et al.  Parallel Extraction Architecture for Information of Numerous Particles in Real-Time Image Measurement , 2005, J. Robotics Mechatronics.

[3]  G. Costantini,et al.  A New CNN-based Method for Detection of Symmetry Axis , 2006, 2006 10th International Workshop on Cellular Neural Networks and Their Applications.

[4]  Dietmar Fey,et al.  An Organic Computing architecture for visual microprocessors based on Marching Pixels , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  Francisco Cardells-Tormo,et al.  Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[6]  Dietmar Fey,et al.  A Programmable Parallel Processor Architecture in FPGAs for Image Processing Sensors , 2007 .

[7]  Charalambos D. Stamopoulos.  Parallel Image Processing , 1975, IEEE Transactions on Computers.

[8]  Minyi Guo,et al.  High-Performance Computing : Paradigm and Infrastructure , 2005 .

[9]  Dietmar Fey,et al.  Marching Pixels - Using Organic Computing Principles in Embedded Parallel Hardware , 2006, International Symposium on Parallel Computing in Electrical Engineering (PARELEC'06).

[10]  Jack S. N. Jean,et al.  Mapping of generalized template matching onto reconfigurable computers , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Francisco Cardells-Tormo,et al.  Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Berthold K. P. Horn,et al.  An object position and orientation IC with embedded imager , 1991 .

[13]  César Torres-Huitzil,et al.  FPGA-Based Configurable Systolic Architecture for Window-Based Image Processing , 2005, EURASIP J. Adv. Signal Process..

[14]  P. Dudek,et al.  Autonomous long distance transfer on SIMD cellular processor arrays , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).

[15]  Marc Reichenbach,et al.  ASIC Architecture to Determine Object Centroids from Gray-Scale Images Using Marching Pixels , 2011 .

[16]  Sándor P. Fekete,et al.  Emergent algorithms for centroid and orientation detection in high-performance embedded cameras , 2008, CF '08.

[17]  Dietmar Fey,et al.  Marching-pixels: a new organic computing paradigm for smart sensor processor arrays , 2005, CF '05.

[18]  Abolfazl Toroghi Haghighat,et al.  An Area-Efficient Hardware Implementation for Real-Time Window-Based Image Filtering , 2007, 2007 Third International IEEE Conference on Signal-Image Technologies and Internet-Based System.

[19]  Miriam Leeser,et al.  Automatic Sliding Window Operation Optimization for FPGA-Based , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[20]  Jack Jean,et al.  Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems , 2004, The Journal of Supercomputing.