Coarse-grained reconfiguration: dataflow-based power management

Power reduction in modern embedded systems design is a challenging issue exacerbated by the complexity and heterogeneity of their architecture. In the field of Reconfigurable Video Coding (RVC), to challenge these issues and cut-down time to market, dataflow-based techniques have been adopted. In particular, to master management and composability of dynamically reconfigurable systems, the authors have developed the multi-dataflow composer. Nevertheless, despite the RVC offers several different tools, in its reference design framework power management is still an open issue. To make some steps forward towards filling this gap, in this study, they address power management for coarse-grained reconfigurable systems combining structural and dynamic strategies, both to be applied at the dataflow level.

[1]  Maurizio Palesi,et al.  Multi-objective design space exploration using genetic algorithms , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[2]  R.B. Lake,et al.  Programs for digital signal processing , 1981, Proceedings of the IEEE.

[3]  Vittorio Zaccaria,et al.  Multi-objective design space exploration of embedded systems , 2003, J. Embed. Comput..

[4]  Massoud Pedram,et al.  Power Aware Design Methodologies , 2002 .

[5]  Ghislain Roquier,et al.  High level design space exploration of RVC codec specifications for multi-core heterogeneous platforms , 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP).

[6]  Ron Sass,et al.  HwPMI: An Extensible Performance Monitoring Infrastructure for Improving Hardware Design and Productivity on FPGAs , 2012, Int. J. Reconfigurable Comput..

[7]  Hafizur Rahaman,et al.  VLSI Design, 2007 , 2007 .

[8]  Ghislain Roquier,et al.  RVC: A multi-decoder CAL Composer tool , 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP).

[9]  Luigi Raffo,et al.  Automated design flow for coarse-grained reconfigurable platforms: An RVC-CAL multi-standard decoder use-case , 2014, 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV).

[10]  Yan Zhang,et al.  Clock-Gating in FPGAs: A Novel and Comparative Evaluation , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[11]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[12]  John Lach,et al.  Highly Flexible Multimode Digital Signal Processing Systems Using Adaptable Components and Controllers , 2006, EURASIP J. Adv. Signal Process..

[13]  Eduardo Juárez Martínez,et al.  A PMC-driven methodology for energy estimation in RVC-CAL video codec specifications , 2013, Signal Process. Image Commun..

[14]  Edward A. Lee,et al.  Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.

[15]  Ab Al-Hadi Ab Rahman,et al.  Design space exploration strategies for FPGA implementation of signal processing systems using CAL dataflow program , 2012, Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing.

[16]  Luca Benini,et al.  Dynamic power management - design techniques and CAD tools , 1997 .

[17]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[18]  Paolo Meloni,et al.  The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms , 2012, Journal of Real-Time Image Processing.

[19]  Jörn W. Janneck,et al.  TURNUS: A design exploration framework for dataflow system design , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[20]  Luigi Raffo,et al.  Reconfigurable Coprocessor for Multimedia Application Domain , 2006, J. VLSI Signal Process..

[21]  Jörn W. Janneck,et al.  High-level synthesis of dataflow programs for signal processing systems , 2013, 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA).

[22]  Luigi Raffo,et al.  The Multi-Dataflow Composer tool: A runtime reconfigurable HDL platform composer , 2011, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP).

[23]  Claudio Alberti,et al.  Partitioning and optimization of high level stream applications for multi clock domain architectures , 2013, SiPS 2013 Proceedings.

[24]  Mickaël Raulet,et al.  Overview of the MPEG Reconfigurable Video Coding Framework , 2011, J. Signal Process. Syst..

[25]  Luigi Raffo,et al.  A coarse-grained reconfigurable wavelet denoiser exploiting the Multi-Dataflow Composer tool , 2013, 2013 Conference on Design and Architectures for Signal and Image Processing.

[26]  Paolo Meloni,et al.  Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper , 2012, VLSI Design.

[27]  Luca Benini,et al.  Area and Power Modeling for Networks-on-Chip with Layout Awareness , 2007, VLSI Design.

[28]  Luigi Raffo,et al.  DSE and profiling of multi-context coarse-grained reconfigurable systems , 2013, 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA).

[29]  Luigi Raffo,et al.  A coarse-grained reconfigurable approach for low-power spike sorting architectures , 2013, 2013 6th International IEEE/EMBS Conference on Neural Engineering (NER).

[30]  Jack B. Dennis,et al.  First version of a data flow procedure language , 1974, Symposium on Programming.

[31]  Johan Eker,et al.  CAL language report: Specification of the CAL actor language , 2003 .

[32]  Subhrajit Bhattacharya,et al.  Keeping hot chips cool , 2005, Proceedings. 42nd Design Automation Conference, 2005..