Metal1 patterning study for random-logic applications with 193i, using calibrated OPC for litho and etch

A Metal1-layer (M1) patterning study is conducted on 20nm node (N20) for random-logic applications. We quantified the printability performance on our test vehicle for N20, corresponding to Poly/M1 pitches of 90/64nm, and with a selected minimum M1 gap size of 70nm. The Metal1 layer is patterned with 193nm immersion lithography (193i) using Negative Tone Developer (NTD) resist, and a double-patterning Litho-Etch-Litho-Etch (LELE) process. Our study is based on Logic test blocks that we OPCed with a combination of calibrated models for litho and for etch. We report the Overlapping Process Window (OPW), based on a selection of test structures measured after-etch. We find that most of the OPW limiting structures are EOL (End-of-Line) configurations. Further analysis of these individual OPW limiters will reveal that they belong to different types, such as Resist 3D (R3D) and Mask 3D (M3D) sensitive structures, limiters related to OPC (Optical Proximity Corrections) options such as assist placement, or the choice of CD metrics and tolerances for calculation of the process windows itself. To guide this investigation, we will consider a ‘reference OPC’ case to be compared with other solutions. In addition, rigorous simulations and OPC verifications will complete the after-etch measurements to help us to validate our experimental findings.

[1]  Yu Cao,et al.  Solutions for 22-nm node patterning using ArFi technology , 2011, Advanced Lithography.

[2]  Hye-Keun Oh,et al.  The effective etch process proximity correction methodology for improving on chip CD variation in 20 nm node DRAM gate , 2011, Advanced Lithography.

[3]  V. Farys,et al.  RET and DFM techniques for sub 30nm , 2012, Advanced Lithography.

[4]  Peter De Bisschop,et al.  Alignment and averaging of scanning electron microscope image contours for optical proximity correction modeling purposes , 2010 .

[5]  Hiroyuki Shindo,et al.  Contour-based metrology for complex 2D shaped patterns printed by multiple-patterning process , 2014, Advanced Lithography.

[6]  Qingwei Liu,et al.  Study of model based etch bias retarget for OPC , 2010, Advanced Lithography.

[7]  David Fryer,et al.  Accurate 3DEMF mask model for full-chip simulation , 2013, Advanced Lithography.

[8]  John L. Sturtevant,et al.  The impact of 14-nm photomask uncertainties on computational lithography solutions , 2013, Advanced Lithography.

[9]  Hiroyuki Shindo,et al.  Measurement technology to quantify 2D pattern shape in sub-2x nm advanced lithography , 2013, Advanced Lithography.

[10]  Tsann-Bim Chiou,et al.  Lithographic challenges and their solutions for critical layers in sub-14nm node logic devices , 2013, Advanced Lithography.

[11]  Lars W. Liebmann,et al.  Rethinking ASIC design with next generation lithography and process integration , 2013, Advanced Lithography.

[12]  Ramya Viswanathan,et al.  Process optimization through model based SRAF printing prediction , 2012, Advanced Lithography.

[13]  Lieve Van Look,et al.  Litho and patterning challenges for memory and logic applications at the 22-nm node , 2010, Advanced Lithography.

[14]  Michael C. Smayling,et al.  Joint optimization of layout and litho for SRAM and logic towards the 20nm node using 193i , 2011, Advanced Lithography.

[15]  Lars W. Liebmann,et al.  Design and manufacturability tradeoffs in unidirectional and bidirectional standard cell layouts in 14 nm node , 2012, Advanced Lithography.

[16]  Harry J. Levinson,et al.  Computational study of line tip printability of sub-20-nm technology , 2012, Advanced Lithography.

[17]  Pat LaCour,et al.  Effective model-based SRAF placement for full chip 2D layouts , 2013, Advanced Lithography.

[18]  Peter De Bisschop,et al.  A fast triple patterning solution with fix guidance , 2014, Advanced Lithography.

[19]  A. Erdmann,et al.  Mask-topography-induced phase effects and wave aberrations in optical and extreme ultraviolet lithography , 2010 .

[20]  Derren Dunn,et al.  Etch correction and OPC: a look at the current state and future of etch correction , 2013, Advanced Lithography.

[21]  Qing Yang,et al.  3D resist profile modeling for OPC applications , 2013, Advanced Lithography.

[22]  Christopher Cork,et al.  An investigation into scalability and compliance for triple patterning with stitches for metal 1 at the 14nm node , 2013, Advanced Lithography.