A 13.5-mW 10-Gb/s 4-PAM Serial Link Transmitter in 0.13- $\mu\hbox{m}$ CMOS Technology

A 13.5-mW 10-Gb/s four-level pulse-amplitude modulation (4-PAM) serial link transmitter is presented. To improve the power efficiency, a voltage-mode 4-PAM driver is proposed. It consists of voltage-scaled pull-up and pull-down networks, instead of conventional current switching networks. Not employing a tail current source, the proposed 4-PAM driver achieves the higher output voltage swing and lower power dissipation than conventional 4-PAM drivers. As a result, the proposed 4-PAM transmitter implemented in a 0.13-μm CMOS process achieved 10-Gb/s data rate with only 13.5-mW power dissipation.

[1]  Jinwook Burm,et al.  A 0.18 µm CMOS multi-Gb/s 10-PAM transmitter , 2009, Proceedings of the 2009 12th International Symposium on Integrated Circuits.

[2]  Anthony Chan Carusone,et al.  A 32/16 Gb/s 4/2-PAM transmitter with PWM pre-Emphasis and 1.2 Vpp per side output swing in 0.13-μm CMOS , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[3]  Thomas Toifl,et al.  A 22-gb/s PAM-4 receiver in 90-nm CMOS SOI technology , 2006, IEEE Journal of Solid-State Circuits.

[4]  Hong-June Park,et al.  A 1V 2.8Gbps 0.18μm CMOS inverter-based digital differential transmitter with calibrations of termination and mismatch , 2008, 2008 International SoC Design Conference.

[5]  Sorin P. Voinigescu,et al.  A 60 mW per lane, 4 x 23-Gb/s 27-1 PRBS generator , 2006 .

[6]  T. Lee,et al.  A 0.4-/spl mu/m CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter , 1999 .

[7]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[8]  V. Stojanovic,et al.  Equalization and clock recovery for a 2.5-10Gb/s 2-PAM/4-PAM backplane transceiver cell , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  Chulwoo Kim,et al.  Self-impedance calibrated PVT-insensitive pseudo open drain output driver without external resistors , 2012 .

[10]  Tom Chen,et al.  Near-linear CMOS I/O driver with less sensitivity to process, voltage, and temperature variations , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Jinwook Burm,et al.  A 0.18-/spl mu/m CMOS 10-Gb/s Dual-Mode 10-PAM Serial Link Transceiver , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  M. Horowitz,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 1999, IEEE Journal of Solid-State Circuits.

[13]  Shyh-Jye Jou,et al.  Multi-Gigabit Pre-Emphasis Design and Analysis for Serial Link , 2005, IEICE Trans. Electron..

[14]  D.A. Johns,et al.  A CMOS 10-gb/s power-efficient 4-PAM transmitter , 2004, IEEE Journal of Solid-State Circuits.

[15]  Goichi Ono,et al.  A 12.3-mW 12.5-Gb/s Complete Transceiver in 65-nm CMOS Process , 2010, IEEE Journal of Solid-State Circuits.

[16]  Kwangsoo Kim,et al.  A 0.18 µm CMOS 12 Gb/s 10-PAM Serial Link Transmitter , 2011, IEICE Trans. Electron..

[17]  S.P. Voinigescu,et al.  A 60 mW per Lane, 4$,times,$23-Gb/s 2$ ^7 -$1 PRBS Generator , 2006, IEEE Journal of Solid-State Circuits.

[18]  Gu-Yeon Wei,et al.  An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-/spl mu/m CMOS , 2003 .