论文信息 - Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1

Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1

This paper outlines the concepts and the key technologies of design automation for developing high-performance microprocessor chips. The goals of the design automation system are twofold: (1) reducing the development period, (2) implementing high performance. Problems in design automation include concurrent verification of both logic and timing design, incremental physical design, and a cooperative timing-driven placement and a routing procedure which accept various designer's specifications. Solutions to these problems are presented.

Hidekazu Terai | Yasuo Satoh | Yasuhiro Ohno | Kazutoshi Gemma | Yohsuke Nagao

[1] Donald B. Alpert,et al. Architecture of the Pentium microprocessor , 1993, IEEE Micro.

[2] Jeff Yetter,et al. Performance features of the PA7100 microprocessor , 1993, IEEE Micro.

[3] Yoichi Shiraishi,et al. Efficient Placement Algorithms Optimizing Delay for High-Speed ECL Masterslice LSI's , 1986, DAC 1986.

[4] Edward McLellan. The Alpha AXP architecture and 21064 processor , 1993, IEEE Micro.

[5] Yoshiaki Kinoshita,et al. Algorithm for vectorizing logic simulation and evaluation of 'VELVET' performance , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[6] Koichiro Ishihara,et al. Incremental Logic Synthesis through Gate Logic Structure Identification , 1986, 23rd ACM/IEEE Design Automation Conference.

[7] Yoichi Shiraishi,et al. Efficient Placement Algorithms Optimizing Delay for High-Speed ECL Masterslice LSI's , 1986, 23rd ACM/IEEE Design Automation Conference.