Leakage control with efficient use of transistor stacks in single threshold CMOS
暂无分享,去创建一个
[1] T. Sakurai,et al. Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.
[2] Satoshi Shigematsu,et al. A 1-V high-speed MTCMOS circuit scheme for power-down applications , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..
[3] A. Chandrakasan,et al. SOIAS: dynamically variable threshold SOI with active substrate , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.
[4] P.C. Maxwell,et al. A simulation-based method for estimating defect-free I/sub DDQ/ , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.
[5] Mark C. Johnson,et al. A model for leakage control by MOS transistlor stacking , 1997 .
[6] Farid N. Najm,et al. A gate-level leakage power reduction method for ultra-low-power CMOS circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[7] Mark C. Johnson,et al. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.
[9] Mark C. Johnson,et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications , 1999, IEEE Trans. Very Large Scale Integr. Syst..