Design optimization of a CMOS RF detector

A procedure to optimize the design of an RF Detector is presented. The optimization enables to minimize the Minimum Detectable Signal (MDS), which is beneficial for maximizing the dynamic range, as it is often desired. The optimization also enables to minimize the bias current consumption. The detector architecture is based on a half-wave MOSFET rectifier and is suitable to implement highly linear envelope detectors. The optimization uses a model based on transistor characteristics extracted from simulations. The model was validated by comparing the predicted MDS to measurements performed at 2 GHz to an RF Detector on a 90 nm CMOS process.

[1]  Joy Laskar,et al.  A highly-linear radio-frequency envelope detector for multi-standard operation , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[2]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[3]  Yijun Zhou,et al.  A Low-Power Ultra-Wideband CMOS True RMS Power Detector , 2008, IEEE Transactions on Microwave Theory and Techniques.

[4]  Youngwoo Kwon,et al.  A Broadband Logarithmic Power Detector in 0.13-$\mu$m CMOS , 2013, IEEE Microwave and Wireless Components Letters.

[5]  José Luis Huertas,et al.  Alternate Test of LNAs Through Ensemble Learning of On-Chip Digital Envelope Signatures , 2011, J. Electron. Test..

[6]  Fernando Silveira,et al.  MOST Moderate–Weak-Inversion Region as the Optimum Design Zone for CMOS 2.4-GHz CS-LNAs , 2014, IEEE Transactions on Microwave Theory and Techniques.

[7]  Toshihiko Mori,et al.  A real-time temperature-compensated CMOS RF on-chip power detector with high linearity for wireless applications , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[8]  W. Serdijn,et al.  A 39 dB DR CMOS log-amp RF power detector with ±1.1 dB temperature drift from −40 to 85°C , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).