Read and Pass Disturbance in the Programmed States of Floating Gate Flash Memory Cells With High-$\kappa$ Interpoly Gate Dielectric Stacks
暂无分享,去创建一个
R. Degraeve | Jian Fu Zhang | Wei Dong Zhang | B. Govoreanu | P. Blomme | J. Van Houdt | C. Robinson | G. Van den bosch | M. Toledano-Luque | Baojun Tang
[1] Properties and dynamic behavior of electron traps in HfO2/SiO2 stacks , 2005 .
[2] B. Govoreanu,et al. A Novel Trapping/Detrapping Model for Defect Profiling in High- $k$ Materials Using the Two-Pulse Capacitance–Voltage Technique , 2010, IEEE Transactions on Electron Devices.
[3] R. Degraeve,et al. Electron Trap Profiling Near $\hbox{Al}_{2} \hbox{O}_{3}$/Gate Interface in TANOS Stack Using Gate-Side Trap Spectroscopy by Charge Injection and Sensing , 2010, IEEE Electron Device Letters.
[4] J. Van Houdt,et al. Two-Pulse $C$ – $V$ : A New Method for Characterizing Electron Traps in the Bulk of $ \hbox{SiO}_{2}/\hbox{high-}\kappa$ Dielectric Stacks , 2008 .
[5] R. Degraeve,et al. Threshold voltage instability of p-channel metal-oxide-semiconductor field effect transistors with hafnium based dielectrics , 2007 .
[6] Guido Groeseneken,et al. Determination of capture cross sections for as-grown electron traps in HfO2∕HfSiO stacks , 2006 .
[7] T. Lewis,et al. Flash EPROM disturb mechanisms , 1994, Proceedings of 1994 IEEE International Reliability Physics Symposium.
[8] B. Kaczer,et al. Real Vth instability of pMOSFETs under practical operation conditions , 2007, 2007 IEEE International Electron Devices Meeting.
[9] R. Degraeve,et al. Statistical investigation of the floating gate memory cell leakage through high-k interpoly dielectrics and its impact on scalability and reliability , 2008, 2008 IEEE International Electron Devices Meeting.
[10] Jian Fu Zhang,et al. Investigation of Abnormal $V_{\rm TH}/V_{\rm FB}$ Shifts Under Operating Conditions in Flash Memory Cells With $ \hbox{Al}_{2}\hbox{O}_{3}$ High-$\kappa$ Gate Stacks , 2012, IEEE Transactions on Electron Devices.
[11] Guido Groeseneken,et al. Fast $V_{\rm TH}$ Transients After the Program/Erase of Flash Memory Stacks With High-$k$ Dielectrics , 2011, IEEE Transactions on Electron Devices.
[12] K. Kim,et al. From the future Si technology perspective: Challenges and opportunities , 2010, 2010 International Electron Devices Meeting.
[13] V. Narayanan,et al. Fundamental understanding and optimization of PBTI in nFETs with SiO2/HfO2 gate stack , 2006, 2006 International Electron Devices Meeting.
[14] Chih-Yuan Lu,et al. Modeling of Barrier-Engineered Charge-Trapping nand Flash Devices , 2010, IEEE Transactions on Device and Materials Reliability.
[15] R. Degraeve,et al. Trap Spectroscopy by Charge Injection and Sensing (TSCIS): A quantitative electrical technique for studying defects in dielectric stacks , 2008, 2008 IEEE International Electron Devices Meeting.
[16] M. Rosmeulen,et al. VARIOT: a novel multilayer tunnel barrier concept for low-voltage nonvolatile memory devices , 2003, IEEE Electron Device Letters.
[17] Jian Fu Zhang,et al. Electron Trapping in HfAlO High-$\kappa$ Stack for Flash Memory Applications: An Origin of $V_{\rm th}$ Window Closure During Cycling Operations , 2011, IEEE Transactions on Electron Devices.
[18] Jian Fu Zhang,et al. Energy and Spatial Distributions of Electron Traps Throughout $\hbox{SiO}_{2}/\hbox{Al}_{2}\hbox{O}_{3}$ Stacks as the IPD in Flash Memory Application , 2010, IEEE Transactions on Electron Devices.
[19] Jan Van Houdt,et al. Charge-based nonvolatile memory: Near the end of the roadmap? , 2011 .
[20] A. Brand,et al. Novel read disturb failure mechanism induced by FLASH cycling , 1993, 31st Annual Proceedings Reliability Physics 1993.
[21] R. Degraeve,et al. An Assessment of the Location of As-Grown Electron Traps in$hboxHfO_2$/HfSiO Stacks , 2006, IEEE Electron Device Letters.
[22] Jian Fu Zhang. Defects and instabilities in Hf-dielectric/SiON stacks (Invited Paper) , 2009 .
[23] Zhigang Ji,et al. A Single Pulse Charge Pumping Technique for Fast Measurements of Interface States , 2011, IEEE Transactions on Electron Devices.
[24] Kuo-Pin Chang,et al. Study of fast initial charge loss and it's impact on the programmed states Vt distribution of charge-trapping NAND Flash , 2010, 2010 International Electron Devices Meeting.
[25] Jian Fu Zhang,et al. A New Multipulse Technique for Probing Electron Trap Energy Distribution in High- $\kappa$ Materials for Flash Memory Application , 2010, IEEE Transactions on Electron Devices.
[27] David R. Burton,et al. Two types of neutral electron traps generated in the gate silicon dioxide , 2002 .
[28] Zhigang Ji,et al. A New Mobility Extraction Technique Based on Simultaneous Ultrafast $I_{d}$ – $V_{g}$ and $C_{\rm cg}$ – $V_{g}$ Measurements in MOSFETs , 2012 .
[29] J.F. Zhang,et al. Assessment of capture cross sections and effective density of electron traps generated in silicon dioxides , 2006, IEEE Transactions on Electron Devices.
[30] David R. Burton,et al. Effects of detrapping on electron traps generated in gate oxides , 2003 .
[31] S.H. Lin,et al. Improving the Retention and Endurance Characteristics of Charge-Trapping Memory by Using Double Quantum Barriers , 2008, IEEE Transactions on Electron Devices.
[32] R. Degraeve,et al. Electrical signature of the defect associated with gate oxide breakdown , 2006, IEEE Electron Device Letters.